

COMPUTER ARCHITECTURE & ORGANISATION [CAO]

Text Book :-

1. Computer Organization, Carl Hamacher, Zvonko Vranesic, Safwat Zaky, 5th edition, Mc. Grawhill.

Syllabus :- UNIT-1 BASIC STRUCTURE OF COMPUTERS

- Functional Unit
- Basic Operational Concepts
- Bus Structures
- System Software
- Performance
- The history of Computer development
- Machine Instructions & programs:
- Instruction and Instruction sequencing
- Register Transfer Notation
- Assembly Language Notation
- Basic Instruction Types.

Computer and Computer Types :-

(a) Computer :- It is a fast calculating machine that accepts digitized input information, processes it according to a list of internally stored instructions and produces the resulting output information.

- List of instructions is called a computer program.
- Internal storage is called computer memory.

(b) Computer Types :- There are different types are available

- (1) Desktop Computers (Personal Computer)
- (2) Notebook computers
- (3) Workstations
- (4) Enterprise Systems
- (5) Servers
- (6) Super Computers

(1) Desktop Computers :- It has processing and storage units, visual display and audio output units, and a keyboard that can all be located easily on a home (or) office desk. The storage media includes - hard disks, CD-Rom's etc.

The most common form of Desktop Computers is personal computer which has found wide use in home, schools and business offices.

(2) Notebook Computers :- These are compact version of personal computer with all of these components packaged into a single unit the size of a thin briefcase. It is portable.

(3) Workstations :- These have more computational power than personal computers, used in engineering applications, especially for interactive design work.

(4) Enterprise Systems (or) Mainframes :- These are used for business data processing in medium to large corporations that require much more computing power & storage capacity than workstations can provide.

(5) Servers :- They are capable of handling large volumes of requests to access the data, & it contain sizable database storage units.

(6) Super Computers :- These are used for large scale numerical calculations required in applications such as weather forecasting, aircraft design & simulations.

* Functional Units :-

The Below figure shows the basic functional units of a Computer :-




Fig (1) : Basic functional units of a computer

→ A Computer consists of five functionally independent main parts are :-

- (1) Input
- (2) Memory
- (3) Arithmetic & Logic Unit
- (4) Output
- and (5) Control unit.

(1) Input unit :-

Computers accept coded information through input units, which read the data.

The most well known input device is the keyboard.

The other input devices are :-

- Ex:- → Mouse
 → Joystick
 → Scanner
 → Touch screen
 → light pen... Etc.

(2) Memory Unit :- The function of Memory unit is to store programs and data. There are two types of storages they are :
 (i) Primary Storage
 (ii) Secondary Storage.

(i) Primary Storage :- It is a fast memory that operates at electronic speeds. Programs must be stored in the memory while they are being executed. The primary memory of a computer is RAM (Random Access Memory)

(ii) Secondary storage :- It is used when large amounts of data and many programs have to be stored, particularly for information that is accessed infrequently.

Example :-
 HDD (Hard Disk drive)
 FDD (Floppy Disk drive)
 Magnetic disks & tapes
 Optical disks (CD-ROM) (Compact Disk Read Only Memory)

(3) Arithmetic and Logic Unit :-

The computer operations are executed in the Arithmetic and Logic unit (ALU) of the processor.

Ex:- Suppose two numbers located in memory are to be added

→ They are brought into the processor, and the actual addition is carried out by the ALU

→ Sum may then be stored in memory (or) retained in the processor for immediate use.

(4) Output Unit :-

It is the counterpart of the input unit. The function of output unit is to send processed results to the outside world.

Examples of Output units are

- Printer
- Monitor
- Plotter ... etc.,

(5) Control Unit :-

The Control Unit is effectively the nerve center that sends control signals to other units and senses their states.

The task of Control Unit is to coordinate all units like memory, ALU, I/O units properly by sending control signals.

All activities inside the machine are directed and controlled by control unit.

Thus the operation of a computer can be summarized as follows:

- (i) Computer accepts information in form of programs & data through input unit and store in the memory unit
- (ii) Information stored in memory is fetched, into an ALU (Arithmetic Logic Unit) where it is processed
- (iii) Processed information leaves the computer through Output unit

Above all activities inside the machine is directed by

* Basic Operational Concepts :-

The basic function of computer is to execute program, sequence of instructions. These instructions are stored in the computer memory. Through input unit all instructions are loaded into computer memory, after processing the data the result is either stored back into the computer memory or sent to the outside world through the output port.

→ Transfers between the memory and the processor are stored by sending the address of the memory location to be accessed to the memory unit and issuing the appropriate control signals.

The data are then transferred to (or) from the memory. The below figure shows connections between processor and the memory.




Fig:- Connections between the processor and the memory.

To perform Execution of instruction, in addition to the Arithmetic logic unit, Control unit, the processor contains a number of Registers used for temporary storage of data, and some special function registers as shown in figure (4)

The special function registers are :

- (1) Program Counter (PC)
- (2) Instruction Register (IR)
- (3) Memory Address Register (MAR)
- (4) Memory Data Register (MDR)

Program Counter (PC) :- It is one of the most important registers in processor (CPU). It keeps track of the execution of a program and it contains the memory address of the next instruction to be fetched and executed. During execution of an instruction, the contents of the "PC" are updated to correspond address of next instruction to be executed.

(2) Instruction Register (IR) :- It holds the instruction that is currently being executed. The output is available to control circuits, which generates the timing signals that control various processing elements involved in executing the instruction.

(3) Memory Address Register (MAR) :- It holds the address of the main memory to be accessed.

(4) Memory Data Register (MDR) :- It contains the data to be written into (or) read out of the addressed location.

Along with this there are n -general purpose registers in processor unit as shown in figure. They are R_0 to R_{n-1} registers.

In addition to transferring data between the memory and the processor, the computer accepts data from input devices and sends data to output devices.

* Bus Structures :-

When a word of data is transferred between units, all its bits are transferred in parallel, i.e., the bits are transferred simultaneously over many wires (8) lines, and one bit per line.

* A group of lines that serves as a connecting path for several devices is called a bus.

→ In addition to the lines that carry data, the bus must have lines for address and control purposes.

So Address bus, data bus, Control bus together are called as System bus.

The simplest way to interconnect functional units is to use a single bus and it is shown in below fig(a). Single bus structure is low cost and its flexibility for attaching peripheral devices.




fig:- Single Bus Structure

The bus can be used for only one transfer at a time, only two units can actively use the bus at any given time.

Bus control lines are used to arbitrate multiple requests for use of the bus.

→ Multiple bus structure is also available, systems which contain multiple buses achieve more concurrency in operations by allowing two (or) more transfers to be carried out at the same time. This leads to better performance but at an increased cost.

* System Software :-

For a user to enter and run an application program, the computer must already contain some system software in its memory.

→ System software is a collection of programs that are executed as needed to perform functions such as:

(i) Receiving and interpreting user commands.
 (ii) Entering and editing application programs and storing them as files in secondary storage devices.

(iii) File Management :- Storage and Retrieval of files in secondary storage devices [Ex: hard disk (or) floppy disks etc]

(iv) Running standard application programs such as word processors, spreadsheets etc.

(v) Controlling I/O units to receive input information and produce output results.

(vi) Translating programs from source form prepared by user into object form consisting of machine instructions.

(vii) Linking and running user written application programs.

(viii) Debugging the user written application programs.

The system software is thus responsible for the coordination of all activities in a computing system.

→ Application programs are usually written in a high-level programming language, such as C, C++, Java or Fortran etc in which programmer specifies mathematical (or) text processing operations.

Compiler translates the high level language program into suitable machine language program containing instructions such as Add, Load etc in a system software.

→ Editor is a System Program that all programmers used for entering and editing application programs.

Operating system (OS) :- It is a large program (or) actually a collection of routines, that is used to control the sharing of and interaction among various computer units as they execute application programs.

The OS routines perform the tasks required to assign computer resources to individual application programs.




fig:- User program and OS routine sharing of the processor

The operating system (OS) manages the concurrent execution of several application programs called as multiprogramming (or) multitasking.

* PERFORMANCE :-

The most important measure of the performance of a computer is how quickly it can execute programs. The computer user is always interested in reducing the time between the start and completion of program, i.e., reducing the execution time (or) response time. Thus as response time is reduced, "throughput" increases (Amount of work done in a given time).

- The speed with which a computer executes programs is affected by the design of its hardware and its machine language instructions.
- The performance of a processor is considered during the period of processor is active.
- The processor cache is depicted as :-




fig :- processor cache

- At the start of execution, all program instructions and the required data are stored in the main memory.
- As execution proceeds, instructions are fetched one by one over the bus into the processor, and a copy is placed in the cache.
- When the execution of an instruction calls for data located in the main memory, data are fetched and a copy is placed in the cache.
- Later, if the same instruction (or) data is needed again then it reads directly from the cache.

System performance is measured by :-

(i) Processor Clock :-

The processor circuits are controlled

by a timing signal called a clock.

A clock defines regular time intervals, called clock cycles.

→ To execute a machine instruction, the processor divides the actions to be performed into a sequence of basic steps,

such that each step can be completed in one clock cycle

→ The length 'p' of one clock cycle is an important parameter

that affects processor performance.

Its inverse is the clock rate, $R = \frac{1}{p}$ which is measured in cycles per second.

In standard electrical engineering terminology, the term cycles per second is called Hertz.

(ii) Basic Performance Equation :-

Let 'T' be the processor time required to

execute a program.

→ Assume that complete execution of the program requires the execution of 'N' machine language instructions.

→ Number 'N' is the actual number of instruction executions and is not necessarily equal to the number of machine instructions in the object program.

→ Suppose that the average number of basic steps needed to execute one machine instruction is 'S', where each step is completed in one clock cycle.

→ If the clock rate is R cycles per second, the program execution time is given by

$$T = \frac{N \times S}{R}$$

This is referred as Basic Performance Equation

iii. Pipelining and Superscalar Operation :-

A substantial improvement in performance can be achieved by overlapping the execution of successive instructions, using a technique called Pipelining.

Ex:- Add R1, R2, R3

Above instruction adds the contents of registers R1, R2 & places the sum into R3 register.

→ The processor can read the next instruction from the memory while the addition operation is being performed.

(iv) Clock Rate :-

There are two possibilities for increasing the clock rate, (R).

(1) First :- Improving the integrated circuit (IC) technology makes logic circuits faster, which reduces the time needed to complete a basic step. This allows the clock period (P) to be reduced and clock rate (R) to be increased.

(2) Second :- Reducing the amount of processing done in one basic step also makes it possible to reduce the clock period (P).

(v) CISC and RISC :-

Simple instructions require a small number of basic steps to execute.

Complex instructions involve a large number of steps.

A key consideration in comparing the two choices is the use of pipelining.

CISC & RISC are used for complex instructions.

CISC : Complex Instruction Set Computers (CISC)

RISC : Reduced Instruction Set Computers (RISC)

vi, Compilers :-

A Compiler translates a high level Language Program into a sequence of machine instructions. To reduce 'N' (No. of instructions) for Execution, we need to have a suitable machine instruction set and a compiler that makes good use of it.

→ An Optimizing Compiler takes advantage of various features of the target processor to reduce the product NXS , which is the total number of clock cycles needed to execute a program.

viii, Performance Measurement :-

Computer designers use performance estimates to evaluate the effectiveness of new features.

→ Manufacturers use performance indicators in the marketing process. Buyers use such data to choose among many available computer models.

The Computer Community adopted the idea of measuring computer performance using benchmark programs.

To make comparison possible, standardized programs must be used.

The performance measure is the time it takes a computer to execute a given benchmark.

A non profit organization called SPEC (System Performance Evaluation Corporation) selects and publishes representative application programs for different application domains.

The SPEC rating is computed as,

$$\text{SPEC Rating} = \frac{\text{Running time on the reference computer}}{\text{Running time on the computer under test}}$$

The Overall SPEC Rating for the computer is given by

$$\text{SPEC Rating} = \left[\prod_{i=1}^n \text{SPEC}_i \right]^{1/n}$$

* History Of Computer Development :-

There are five generations of computers.

- (1) First generation (1946-1959)
- (2) Second generation (1959-1965)
- (3) Third generation (1965-1971)
- (4) Fourth generation (1971-1980)
- (5) Fifth generation (1980 - onwards)

(1) First generation :- (1946-1959)

In the first generation, it made use of vacuum tubes which are the only electronic component available during these days, they can calculate in milliseconds.

→ J.P. Eckert & J.W. Mauchly invented the first successful electronic computer called "ENIAC" [Electronic Numeric Integrated & Calculator].

These vacuum tubes are big in size, weight was about 30 tones and they are costly and they require large cooling system.

(2) Second generation :- (1959-1965)

In this 2nd generation computers were based on transistors instead of vacuum tubes. The size of electronic component decreased compared to first generation computers. Assembly language and punch cards were used for input. It calculates data in microseconds, low cost compared to vacuum tubes.

Ex:- Honeywell 400, IBM 7094 etc.,

(3) THIRD GENERATION :- (1965-1971)

In this 3rd generation computers are based on integrated circuits, these computers were cheaper as compared to second generation. IC was invented by Robert Noyce and Jack Kilby, and IC was a single component containing number of transistors. IC not only reduces the size of the computer but it also improves the performance of the computer as compared to previous generations computers.

It has big Storage capacity. mouse & keyboard are used as input. Operating System is used for better performance. The Computational time is in nanoseconds.

(4) Fourth Generation :- (1971-1980)

In this 4th generation, computers use a technology based on microprocessors. Microprocessors are used for any logical and arithmetic functions to be performed in any program. Graphics User Interface (GUI) technology is used. The Computational time is good, size is less. All types of high level languages can be used in this type of computers.

Ex :- IBM 4341, DEC 10, PDP 11 etc.,

→ Concurrency, pipelining, caches and virtual memories ~~are~~ ~~are~~ concepts are evolved, to produce high performance computing systems.

Fifth Generation :- (1980-till now)

This generation is based on Artificial Intelligence and are capable of learning and self organization. This generation is based on VLSI (Very Large Scale Integration) technology. It is more reliable & faster, available in different sizes and unique features. It provides user friendly interfaces with multimedia features. Advancement of Super Conductor technology.

Ex :- Desktop, Laptop, Notebook etc.,

* Machine Instructions and Programs :-

In this we deal with the following topics

→ Instructions and Instruction Sequencing

- Register Transfer Notation
- Assembly Language Notation
- Basic Instruction types.

* Instructions and Instruction Sequencing :-

A computer must have instructions capable of performing four types of operations.

- (1) Data transfers between the memory and the processor registers.
- (2) Arithmetic and logic operations on data.
- (3) Program sequencing and control.
- (4) I/O transfers.

* Register Transfer Notation :-

To transfer any information from one location to another location in the computer, the possible locations that may be involved in such transfers are memory locations, processor registers, (or) registers in the I/O subsystem. The memory locations addresses may be:

LOC, PLACE, A, VAR2; and register names be R_0, R_5 etc.

and I/O names may be :- DATAIN, OUTSTATUS etc.,

→ The contents of a location are denoted by placing square brackets around the name of the location.

Ex:- (1) $R1 \leftarrow [LOC]$

means that the contents of memory location 'Loc' are transferred into processor register R1.

Ex:- (2) $R3 \leftarrow [R1] + [R2]$ [this is known as Register Transfer Notation (RTN)]

means the operation adds the contents of register R1 & R2 and then places their sum into register R3.

* Assembly language Notation :-

Assembly language format is a notation to represent machine instructions and programs.

Ex:- (1) MOVE LOC, R1

means data transferred from memory location 'Loc' to processor Register R1, and the contents of 'Loc' are unchanged by execution of this instruction, but the old contents of Register R1 are overwritten.

Ex:- (2) Add R1, R2, R3

It means adding two numbers contained in processor register R1 and R2 and placing their sum in R3, specified by above instruction.

* Basic Instruction Types :- (or) Instruction Formats :-

The computer perform tasks on the basis of instructions provided. An instruction in computer comprise of groups called fields. The common fields are (1) opcode (Operation Code) and (2) Operand (Data). On the basis of number of address, instructions are classified as four types, they are:

- (1) Three - address instruction
- (2) Two - address instruction
- (3) One - address instruction
- (4) Zero - address instruction

(1) Three Address Instruction :-

An instruction which is having three operands, they are Three Address Instruction.

Syntax :-

Opcode	source 1, source 2, Destination
--------	---------------------------------


Ex:-

Add A, B, C (∵ similar to $C \leftarrow [A] + [B]$)

Here Add is opcode, A, B are source operands, C is destination Operand.

(ii) Two address Instructions :-


An instructions having two operands they are known as Two address instructions.



Ex:- (1) Move B, C [means move is opcode, B is source, C is destination]
 (2) ADD A, C
 ↓
 Add is opcode, A is source operand, C is destination operand.

(iii) One-address Instructions :-

An instruction having only one operand is known as one-address instructions. When a second operand is needed, then processor register called Accumulator is used.



Ex:- (1) LOAD A

It means 'Load' instruction copies the contents of memory location 'A' into the Accumulator.

Ex:- (2) Store A

It means 'store' instruction copies the contents of the Accumulator into memory location 'A'.

Ex:- (3) Add A

It means contents of memory location 'A' is added to the contents of accumulator register and place the sum back into the accumulator.

Note :- Accumulator is nothing but the processor Register.

(iv) Zero-Address Instruction :-

An instruction having zero Address instructions.

Operands is called Zero
 It uses stack operations

PUSH & POP to perform.

Ex:- (1) PUSH A
 (2) POP C etc.,

Example :- Evaluate this Expression in different Instruction types ?

$$X = (A+B) * (C+D)$$

Three Address Instruction :-

ADD A, B, R1 $[R_1 \leftarrow [A] + [B]]$
 ADD C, D, R2 $[R_2 \leftarrow [C] + [D]]$
 MUL R, R2, X $[X \leftarrow [R1] * [R2]]$

Two Address Instruction :-

MOV A, R1 $[R1 \leftarrow [A]]$
 ADD B, R1 $[R1 \leftarrow [R1] + [B]]$
 MOV C, R2 $[R2 \leftarrow [C]]$
 ADD D, R2 $[R2 \leftarrow [R2] + [D]]$
 MUL R1, R2 $[R1 \leftarrow [R1] * [R2]]$
 MOV R2, X $[X \leftarrow [R2]]$

One Address Instruction :-

LOAD A $[AC \leftarrow [A]]$
 ADD B $[AC \leftarrow [AC] + [B]]$
 STORE T1 $[T1 \leftarrow [AC]]$
 LOAD C $[AC \leftarrow [C]]$
 ADD D $[AC \leftarrow [AC] + [D]]$
 MULTI T1 $[AC \leftarrow [AC] * [T1]]$
 STORE X $[X \leftarrow [AC]]$

Zero Address Instruction :-

PUSH A $[TOS \leftarrow [A]]$
 PUSH B $[TOS \leftarrow [B]]$
 ADD $[TOS \leftarrow [A] + [B]]$
 PUSH C $[TOS \leftarrow [C]]$
 PUSH D $[TOS \leftarrow [D]]$
 ADD $[TOS \leftarrow [C] + [D]]$
 MUL $[TOS \leftarrow ([A] + [B]) * ([C] + [D])]$
 POP X $[X \leftarrow [TOS]]$

UNIT-② Addressing Modes :

- Basic Input/output Operations
- Role of stacks and Queues in Computer programming Evaluation.
- Component of Instructions:
 - Logic Instructions
 - Shift & Rotate Instruction
- Type of Instructions:
 - Arithmetic & Logic Instructions.
 - Branch Instructions.
- Addressing Modes
- 7 to operations.

* Addressing Mode :-

The different ways in which the location of an operand is specified in an instruction are referred to as Addressing Modes.

(or)

The way in which effective address of an operand is specified in the instruction is called as Addressing modes.

→ Effective Address (EA) (or) Location (LOC) :-

EA is the address of the exact memory location where the value of the operand is present.

- For each instruction we have two fields they are Opcode & Operand. Addressing mode is focused mainly on operands' addresses in the instruction.


There are different kinds of Addressing modes. They are

- (1) Register Addressing Mode
 - (2) Direct Addressing mode (or) Absolute A.M
 - (3) Immediate Addressing Mode
 - (4) Register Indirect Addressing mode → Indirection & pointers
 - (5) Index Addressing mode
 - Base with Index
 - Base with Index & Offset
 - (6) Relative Addressing mode → Relative Addressing
 - (7) Auto Increment mode
 - (8) Auto decrement mode
- } Implementation of Variables & constant
- } Indexing & Arrays
- } Additional Modes

(1) Register Addressing Mode :- The instruction which uses Processor registers to represent operands is the instruction in Register Addressing Mode. Here Effective Address is a register where the value of the operand is present (EA=R)

Ex:- MOV R1, R2

In the above example, Move instruction uses registers to represent both of its operands. The contents in Register R1 is moved into Register R2.




(2) Direct (Absolute) Addressing Mode :-

(2)

It is also known as Absolute Addressing mode. In this Addressing mode, the operand is in a memory location.

Ex:- ADD A, B

In the above example contents in the location A, B are added and result is saved in 'B' location.




Ex:- (2) MOV 2000, A
means content of memory location 2000 into the Register 'A'.

(3) Immediate Addressing Mode :-

In Immediate Addressing mode, the value of the operand is explicitly mentioned in the instruction itself.

Ex:- MOV #200, R1

In the above example value 200 is moved into Register 'R1'. # indicates the data (or) value.

(4) Register Indirect Addressing Mode :-

A processor register is used to hold the address of a memory location where the operand is placed, that type of instructions is called Register Indirect Addressing Mode.

It is referred to as pointers. The indirect mode is denoted by placing the register inside the parenthesis

Ex:- Mov (R2), R3

In the above example, The value (or) Address in R2 register is first reads, and contents (or) data in memory location R2 is read and then its value is moved into 'R3' register.




fig:- Register Indirect Addressing mode

(5) Index Addressing Mode :-

This Addressing mode is useful in dealing with lists and Arrays. In this mode the effective address is generated by adding a constant to the register's content. The register may be either a special register (or) general purposer register called Index Register.

Index mode Symbolically represented as: $X(R_i)$

The Effective Address of the operand is given by

$$EA = X + [R_i]$$

Where X is constant, $[R_i] \rightarrow$ contents in R_i registers.
 X is Offset (or) displacement.

There are two types of Index Addressing mode. They are

(i) Base with Index Addressing mode.


(ii) Base with Index & Offset Addressing mode.

Index mode
Ex:-

MOV R2, 20(R1)

(3)



In the above Example, the addition of the contents of Register R1 and constant value (offset & displacement) 20 is added, and Effective address is calculated, and in that Address, the Value of data is moved into Register R2.



Base Indexed Addressing mode :-


Ex:- MOV CX, [AX + SI]

In the above Example AX is Base register, SI is Index register both values (or) data in these registers are added, and we get a address called Effective Address, In that address the corresponding Value (or) data is moved into CX register.



Base Indexed with Offset Addressing mode:-Ex:- $\text{MOV AX, [BX + DI + 08]}$

On the above Example we have Base register BX, Index Register DI and displacement (or) Offset (08) is added together then we get an Effective address, in that address of memory the data (or) value is present which is Moved into AX register.

(6) Relative Addressing Mode :-

The Index mode uses general purpose registers, whereas Relative Addressing mode uses Program Counter (PC). ~~instead of general~~



Symbolic Representation is $X(PC)$

$$EA = X + (PC)$$

In this value in PC (Program Counter) is added with offset (or) displacement then we get an Effective Address, where the operand is present.

Ex:- MOV AX, X(PC)

(4)

(7) Auto Increment Addressing mode :-

The Effective address of the operand is the contents of a register specified in the instruction. After accessing the operand (or) data, the contents of the register are incremented to address the next location.

Symbolic represented as : $(Ri) +$
Effective Address of the operand is


$$EA = [Ri] \\ \text{Increment } Ri.$$

Ex:- MOV (R2), +R1


In the above instruction, the contents of R1 is ~~moved~~ ^{from} into memory location whose address is specified by contents in Register R2. After 'move' operation, the contents of Register R2 is automatically incremented by 1.

Ex:-

Mov [R2], +R#




After Execution of Above instruction, Value in R2 is incremented automatically by 1




(8) Auto Decrement Addressing Modes :-

Address of the operand is in a Register whose value is decremented after fetching the operand from the address.

Ex:- MOV [R2], -R1



After Execution of Above instruction, the data in a register is decremented automatically by 1.



After execution:- Processor Register

* Basic Input/output Operations :-

(5)

The transfer of data between keyboard and processor and display device is called Input/output data transfer.

Suppose, a input from keyboard is read a character and produces character output on a display screen. This simple way of performing such Input/output tasks uses a method known as program-controlled I/O.

→ The rate of data transfer from the keyboard is limited by typing speed of the user and the rate of data transfer to the display device is determined by rate at which characters can be transmitted over the link between the computer & the display device.

→ The rate of output data transfer to display is much higher than the input data rate from the keyboard, however both of these rates are much slower than speed of a processor that can execute many millions of instructions per second.

→ Due to the speed difference between these devices, we have to use Synchronisation mechanism for proper transfer of data between them.




fig :- Bus connection for processor, keyboard and display

The above figure shows, S_{IN} and S_{OUT} status bits are used to Synchronize data transfer between Keyboard, Processor and data transfer between display & processor respectively.

- If a Key is Pressed, the corresponding character code is stored in the DATA IN register.
- Now S_{IN} status bit is set (1) to indicate, valid character code is available in DATA IN register.
- Now processor checks status bit S_{IN} , if $S_{IN}=1$, then it reads the contents of the DATA IN register.
- After completion of read operation S_{IN} status bit is automatically reset to (0) i.e., $S_{IN}=0$.
- If another key is pressed, same procedure repeats.

Example:

READWAIT	Branch to READWAIT if $S_{IN}=0$ Input from DATAIN to R ₁
----------	---

Instruction:-

Movbyte	DATAIN, R ₁
---------	------------------------

 ↓ source operand ↓ destination operand

- When characters are transferred from the processor to display, DATA OUT register, and status bit S_{OUT} is used for transfer.
- When $S_{OUT}=1$, display is ready to receive character; so processor sends data to DATA OUT register and clears status bit $S_{OUT}=0$.

Example:-

WRITEWAIT	Branch to WRITEWAIT if $S_{OUT}=0$ Output from R ₁ to DATAOUT
-----------	---

Instruction:-

Movbyte	R ₁ , DATAOUT
---------	--------------------------

 ↓ source operand ↓ destination operand

The contents of R₁ Register can be transferred to DATAOUT.

* The Role of Stacks and Queues in Computer Programming Equations.

STACK :- Stack is a list of data Elements, where the insertion and deletion takes place at one end, known as TOP.

The Stack is also called as LAST IN FIRST OUT (LIFO). That means, the Element which is inserted in the stack at last must be deleted first.

Ex:- A pile of trays in cafeteria

For insertion and deletion of Elements from the stack, we use terms called "PUSH" and "POP" respectively.

A Stack is a data structure where we can store a group of items.

→ A set of memory locations in memory is nothing but a Stack as shown in below figure.




Fig:- A stack of words in the memory

The first element is placed at location 'BOTTOM', and new elements are pushed onto the stack and are placed in successively lower address location.

The address of Top of stack (TOS) is placed in a register called Stack pointer (SP) which is a special purpose register.

register in processor.

Consider a scenario like: The main memory capacity is 2048 MB. In that stack occupies memory locations from 2000 to 1500 location. Initially the stack is empty. Let's have a stack pointer whose name is SP to point the elements in the stack.

PUSH OPERATION :-

Adding (or) inserting an element to a stack is called 'PUSH' operation. When adding an element to a stack we need to decrement the stack pointer (SP). Then after decrementing the stack the element to be pushed on to the new location pointed to by stack pointer (SP).

Ex:- If we want to place a data item 'A' on to stack

```
SP = SP - 1
MOVE A, [SP]
```

In the above example SP is decremented, then A is moved into address of SP register.

→ Above example can also be represented, as in the following way if we use Auto decrement mode

Ex:-

```
MOVE A, -[SP]
```

POP OPERATION :-

Removing (or) deleting an element from the stack is called "POP" operation. When deleting an element from stack, we need to increment the stack pointer (SP) to show next top element. To implement pop operation first we need to copy the item and then just increment the stack pointer.

Ex:-

```
MOVE [SP], TEMP
SP = SP + 1
```

In the above example, the element in stack pointer address location is moved (or) removed into TEMP variable, then stack pointer is incremented to next top element.

If Auto Increment Addressing mode is used for above (1) Example, it can be represented as follows :

Ex:- `MOVE [SP]++, Temp`

QUEUE :- Queue is a linear list of Elements in which Insertion (or) addition, and deletion can be done.

For data Adding (or) insertion, and for retrieving data, Queues will follow a basis known as FIRST-IN-FIRST-OUT (FIFO).

Data is inserted (or) added at high-address end (~~Back~~^{Rear}),

for this we use Enqueue operation.

For Data Retrieving (or) removing at lower Address end (~~Front~~^{front}),

for this we use dequeue operation.




fig: Representation of FIFO Queue.

The main difference between Stack and Queue are as follows:

- (1) In stack, insertion & deletion are at one end of stack which is fixed; i.e. one side from the list; called TOS
- (2) In Queue, insertion & deletion are from both ends i.e. Front & Rear.
- (3) In stack, it follows LIFO, whereas Queue follows FIFO
- (4) In stack it uses PUSH & POP operations, whereas Queue uses Enqueue & dequeue operations.
- (5) Stack is used in Recursion problem solving, whereas Queue is used in sequential processing problems.

* Component Of Instructions :-

- (i), Logic Instructions
- (ii), Shift & Rotate Instructions

(i) Logic Instructions :-

Logical operations are AND, OR and NOT applied to each and every individual bits. These operations are basic building blocks of digital circuit. These instructions are useful to able to perform logic operations in software.

For Example :- (i) AND Operation :- AND Source, Destination

Ex(1) :- AND R0, R1

In the above Example contents in R0 & R1 are AND and result is stored in R1 registers.

Suppose R0 = 0010 (4 bit data) & R1 = 0011 (4 bit data)

AND R0, R1

means $\begin{matrix} R0 = 0010 \\ R1 = 0011 \\ \hline R1 \leftarrow 0010 \end{matrix}$ } perform AND operation

AND

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR Operation :-

OR Source, Destination

Ex :- OR R0, R1

In the above Example contents in R0, R1 processor registers are 'OR' and result is stored in R1 register.

suppose $\begin{matrix} R0 = 0010 \\ R1 = 0011 \\ \hline R1 \leftarrow 0011 \text{ (OR)} \end{matrix}$

OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

NOT Operation :-

NOT destination

Ex :- NOT R0

In the above Example contents in R0 are NOT ; i.e., 0's are to 1's & 1's to 0's

NOT R0 \leftarrow 1101 } After NOT operation

NOT

A	Y
0	1
1	0

For 1's complement we use NOT Destination Instruction
 for 2's complement we have add +1 to 1's complement

for ex:- NOT R0
Add #1, R0

ex:- R0 = +3 (0011)
 After NOT R0 → R0 = 1100
 = +1
 Then add +1 to R0
1101 = -3 (2's complement of 3)


In some computers for doing 2's complement, these use a single instruction is

Negate R0

(ii) Shift & ROTATE Instructions :-

(a) SHIFT Instructions :-

In some applications, the bits of an operand to be shifted right or left depending on no. of count. There are basically two types of instructions. They are:



Logical Shift Left (LShiftL) :-


Syntax :- LShiftL Count, dst

Ex:- (1) LShiftL #1, R0

In the above example, data in R0 is only '1' shift towards left.

Ex:- (2) LShiftL #2, R0

Here contents in R0 is shifted '2' times left side, and the vacant position is filled with zero.




In the above Example, bits in R0 Register is shifted Left and vacated positions are filled with zero's and the bits shifted out are passed through the carry flag 'C' and then dropped.

Logic Shift Right (Lshiftr) :-

Syntax :- Lshiftr count, dst

Ex:- Lshiftr #02, R0



In the above Example, it shifts the Contents of register R0 right by two bit positions - The vacanted positions are filled with zeros.

Arithmetic shift :- In this we have two types of instructions (9)


- (1) Arithmetic Shift Left (AshiftL)
- (2) Arithmetic Shift Right (AshiftR)

(1) Arithmetic Shift Left (AshiftL) :-

Syntax :- AshiftL Count, dst


Ex :- AshiftL #2, R0

A left Arithmetic Shift of a binary number by 2 positions as given in above example. In this Arithmetic Shift Left, the empty positions in the LSB (Least Significant Bit) are filled with zero's. It works same like Logical Shift Left operation.



(2) Arithmetic Shift Right (AshiftR) :- Syntax :- AshiftR count, dst
 Ex :- AshiftR #02, R0

A right Arithmetic Shift of a binary number by 2 positions and the empty positions in the MSB (most Significant Bit) are filled with copies of the original MSB bit.



ROTATE Instructions :-

In the Shift operations, the bits shifted out of the operand are lost, except for the last bit shifted out which is retained in the carry flag 'C'. The rotate operations on the other hand preserves all bits.

Rotate instructions move the bits that are shifted out of one end of the operand back into the other end.


There are four types of Rotate instructions, they are:

- (a) Rotate Left without Carry (Rotate L)
- (b) Rotate Right without Carry (Rotate R)
- (c) Rotate Left with Carry (Rotate LC)
- (d) Rotate Right with Carry (Rotate RC)

(a) Rotate left without Carry (Rotate L) :-

Syntax :- RotateL Count, dsn


Ex :- RotateL #2, R0




(b) Rotate Right without Carry (Rotate R) :-


Syntax :- RotateR Count, dsn

Ex :- RotateR #2, R0





Initial Value in R0 Register



1st shift of Rotate R





2nd shift of Rotate R

c) Rotate Left with Carry (RotateLC) :-

Syntax :- RotateLC Count, dsn

Ex:- RotateLC #02, R0



Initial Value in R0 Register



Result in R0 register after 1st shift




Result in R0 Register after 2nd shift

d) Rotate Right with Carry (RotateRC) :-

Syntax :- RotateRC Count, dsn

Ex:- RotateRC #02, R0



Initial Value in R0 Register :-



Result in R0 Register after 1st shift :-



Result in R0 Register after 2nd shift :-



* ARM Processor :-

ARM is nothing but Advanced RISC machine. It was invented by Acom Computers Company in 1980's. It is mainly used because it is low power and low cost.

Applications :- (1) mobile telephones, (2) modems (3) digital hand-cams (4) Automotive Engine management Systems.

Features :- (1) It is a 32 bit RISC processor.

(2) It has 32 bit address bus.

(3) memory is byte addressable.

(4) memory is accessed only by LOAD & STORE instructions.

(5) All Arithmetic and logic instructions operate only on data in processor registers.

(6) It has ~~16~~ sixteen 32 bit registers from R0 to R15.

(7) Registers R0 - R14 acts as General purpose Registers (GPR's) and R15 act as Program Counter (PC).

(8) The GPR's can hold either memory address or data operands.

(9) CPSR - Current Program Status Register (or) Status register is a 32 bit.

(9) CPSR - Current Program Status Register (or) Status register is a 32 bit.




fig :- ARM Register Structure

* Arithmetic & Logic Instructions :-

The ARM instruction set has a number of instructions for arithmetic & logic operations.

Arithmetic Instructions :- There are different operators they are: ADD, SUB, MUL, MLA

(a) ADD :- The basic Assembly language Syntax is given as

Syntax :- Opcode R_d, R_n, R_m

Where Opcode specifies type of operation to be performed.

$R_n, R_m \rightarrow$ Source Operands
 $R_d \rightarrow$ destination Operands.

Ex :- (1) ADD R_0, R_2, R_4 ($\because R_0 \leftarrow [R_2] + [R_4]$)

(2) ADD $R_0, R_3, \#17$

means $R_0 \leftarrow [R_3] + 17$

(3) ADD $R_0, R_1, R_5, LSL \#4$

The above Example (3) is used when Shift (or) rotation instruction is required. The above Example (3) indicates that second operand R_5 , contents in R_5 register is shifted Left 4 times bit positions, and then it is added to the contents of R_1 register. and last result, Sum is placed in Register R_0 .

(b) SUB :-

Syntax :- Opcode R_d, R_n, R_m

Ex :- SUB R_0, R_6, R_5

Above Example indicates contents in R_5 and R_6 are subtracted and result is placed in Register R_0 .

i.e., $R_0 \leftarrow [R_6] - [R_5]$

(c) MUL :- There are two Versions of a multiply instruction

(i) first Version :- In this it multiplies the Contents of two registers and places result in third register (destination register)

Syntax :- $MUL\ R_d, R_n, R_m$

Ex:- $MUL\ R_0, R_1, R_2$

above Example indicates Contents of R_2 & R_1 are multiplied and Result is placed in R_0 Register
i.e., $R_0 \leftarrow [R_1] \times [R_2]$

(ii) second Version :- In this fourth register is placed, whose Contents are added to product before storing the result in the destination register.

Ex:- $MLA\ R_0, R_1, R_2, R_3$

Here MLA is called multiply - Accumulate Operation it is used in numerical algorithms for digital Signal Processing
In the above Example

$R_0 \leftarrow [R_1] \times [R_2] + [R_3]$

* Logic Instructions :-

The logic operations are AND, OR, XOR and Bit-clear (BIC).

Syntax :- $Opcode\ R_d, R_n, R_m$

The above Syntax is Common for Logic Operations.

AND :-

Ex:- $AND\ R_0, R_0, R_1$

The above Example is a bitwise logical AND between the Operands in registers R_0 & R_1 and result is saved in R_0 Register

$R_0 \leftarrow [R_0] \wedge [R_1]$

(b) OR :-

Ex:- OR R0, R1, R2

Here $R0 \leftarrow [R1] \vee [R2]$

Bitwise OR operation will be executed and result is saved in R0 Register.

(c) XOR [Exclusive OR] :-

Ex:- XOR R0, R1, R2

In this Example $R0 \leftarrow [R1] \oplus [R2]$, and result is saved in Register R0.

(d) BIC [Bit-Clear] :-

This instruction is closely related to the 'AND' Instructions. It complements each bit in Operand Rm before 'AND'ing them with the bits in register Rn.

Syntax :- Opcode R_d, R_n, R_m

Ex:- BIC R0, R0, R1

The above Example indicates

$$(R0 \leftarrow [R0] \wedge (\text{NOT}[R1]))$$

Ex:- If $R0 = 02FA62CA$
 $R1 = 0000FFFF$

NOT[R1] = R1 = FFFF0000

Now AND Operation

 $R0 = 02FA62CA$
 $R1 = FFFF0000$

Result in $R0 \leftarrow \underline{02FA0000}$

(e) Move Negative (MVN) :-


It complements the bits of the Source Operand and places the result in R_d register.

Ex:- MVN R0, R3


Suppose $R3 = 0F0F0F0F$, After MVN instruction
 $R3 = F0F0F0F0$, it complements bits and places the result in R0 Register as F0F0F0F0.

* Branch Instructions :-

The Conditional Branch instructions contain a signed 2's Complement, 24 bit offset that is added to the updated contents of the program counter (PC) to generate branch target address.



(a) Instruction Format



$$\begin{aligned} \text{Branch Target Address} &= [PC] + \text{Offset} \\ &= 1008 + 92 \\ \text{BTA} &= 1100 \end{aligned}$$

fig:- Determination of a Branch target Address

In the above figure, Address of PC value is added to the offset value then we get the Branch Target Address location, now processor will jump to particular location depending on the condition given in the instruction format b₂₈₋₃₁.

ii, Setting Condition Codes :- For this compare instruction is given by

`cmp Rn, Rm`

it performs $[Rn] - [Rm]$, have sole purpose of setting the conditions code flags based on the result of subtract operation.

→ On the other hand, Arithmetic & logic instructions effect the condition code flags only if explicitly specified to do so by a bit in opcode field.

Ex:- `ADDS R0, R1, R2` [Here 's' suffix is added, where it effects condition code flag]
`ADD R0, R1, R2` [It does not effect].

whereas

* Addressing Modes of ARM processor :-

The way of specifying the address of the operand for a given ~~operation~~ ^{instruction} is called Addressing mode. For a ARM processor we use two instructions, they are (1) LOAD & (2) STORE, these are used to load data values from memory (or) store data values in memory.

Syntax for LOAD & store instructions are as follows :-

- (1) LOAD dest register, source-memory-address
- (2) STORE source-register, dest-memory-address

The addressing modes of ARM processor are as follows :-

(1) Immediate Addressing mode :-

In this, the value (or) data of the operand is explicitly mentioned in the instruction itself.

Ex :- LDR #200, R1

(2) Direct Addressing mode :-

In this, Address of the operand (or) memory location is mentioned in the instruction.

Ex :- LDR 2000, R1

(3) Register Addressing Mode :- The instruction which uses processor registers to represent operands is the instruction in Register Addressing mode.

Ex :- LDR R1, R2

(4) Index Addressing Mode :-

In this Effective Address is obtained by adding a offset and content in the register - that type of Addressing mode is Index Addressing mode.

for ex: LDR R0, [R1, #4] !


In the above Example, Value in R1 Register is added with offset, then we get effective address, from where data is taken and loaded into R0 Register and at the same time Effective address is loaded in R1 Register i.e., Finally R1 content is changed with Effective address

Suppose $R1 \boxed{1000} + 4 = \boxed{1004}$ Effective address
Offset

Now after Effective Address is obtained R1 register content is changed with Effective address so

R1 $\boxed{1004}$ register will have this address.

∴ R1 register is changes to new location given by Effective address.




(iiB) Post Indexed Addressing Mode :-

The Effective address of the operand is the contents of Rn. The offset is then added to this address and the result is written back into Rn.

Syntax :- LDR R_d, [R_n], #offset

Ex :- LDR R0, [R1], #4

Suppose R1 register has $R1 \boxed{1000} =$ Effective address



The above Example shows Value in [R1] register is loaded into R0 register, then offset is added, that result is saved in ~~R0~~ R1 register. i.e., Now

$R1 \boxed{1000} + 4 = \boxed{1004} \rightarrow$ R1 Register
New Value.

∴ $R0 \leftarrow [R1]$

After Loaded $R1 = R1 + 4$
↑ Offset

That means R1 changes to new location.

Register Indirect Addressing mode :-

A processor Register is used to hold the address of a memory location where the operand is placed, that type of instruction is called Register Indirect Addressing mode.

Ex:- MOV R1, [R2]

(6) Register indirect with Scaling Addressing mode :-

Address of the memory operand is given by the sum of two registers, the first acts as a base register and the second is scaled by shifting left/right.

(i) Pre Indexed Addressing mode :-

Ex:- LDR R0, [R1, R2, LSL #2]

Above Example, ~~data~~ that content in R2 register is logical left shifted by 2 times, then the content in R2 register sum with content in R1, then we get effective address, where the

data (or) value is loaded into R0 register.

The content in R1 register is not changed.

R0 ← data from memory location pointed by (R1+R2 LSL by 2)

(ii) Pre indexed with write back Addressing mode :-

Ex:- LDR R0, [R1, R2, LSL #2]!

In the above example, content R2 is logical left shifted by 2 times, the content in R2 register is added with contents in R1 register, then we get effective address from where data is taken and loaded into 'R0' register. After that effective address ~~value~~ is changed in R1 register.

∴ R1 register is having new value (i.e. effective address).

(iii) Post Index Addressing mode :-

Ex:- LDR R0, [R1], R2, LSL #2

In the above example contents in R1 is loaded into R0 register later R2 contents is left shifted 2 times, then value is added with contents of R1, then final ~~address~~ address is stored in R1 register. So R1 register contents is changed with new value.

(7) Relative Addressing Mode :-

In this, contents in Program Counter (PC) is added with offset, then effective address from where data (or) value is used, this type of Addressing mode is called as Relative Addressing mode.

Syntax:- $LDR R_d, [PC, \#offset]$

Ex:- $LDR R_0, [PC, \#04]$

Effective Address (EA) $\leftarrow [PC] + 04$

The Value (or) data from EA is taken and loaded into R0 register.

— x —

Parameter	Pre-Index	PreIndex with write back	Post Index
<p>With Immediate Offset</p> <p><u>(1) Syntax</u></p> <p>(2) Example</p> <p>(3) Effective Address</p> <p>(4) Function:</p>	<p>LDR R_d, [R_n, # Offset]</p> <p>LDR R₀, [R₁, # 4]</p> <p>EA = [R₁] + 4</p> <p>RO ← Data from memory location of E.A</p> <p>Note:- R₁ remains unchanged</p>	<p>LDR R_d, [R_n, # Offset]!</p> <p>LDR R₀, [R₁, # 4]!</p> <p>EA = [R₁] + 4</p> <p>RO ← Data from new memory location pointed by R₁</p> <p>R₁ contents are changed with E.A.</p>	<p>LDR R_d, [R_n], # Offset</p> <p>LDR R₀, [R₁], # 4</p> <p>EA = [R₁]</p> <p>RO ← data from new memory location pointed by R₁. After that R₁ register has R₁ = R₁ + 04</p> <p>R₁ contents are changed.</p>
<p>With Scaling (or) magnitude</p> <p><u>(1) Syntax</u></p> <p>(2) Example</p> <p>(3) Function:</p> <p>(4) Effective Address</p>	<p>LDR R_d, [R_n, R_m, Shift, Count]</p> <p>LDR R₀, [R₁, R₂, LSL, # 02]</p> <p>RO ← Data from memory location pointed by (R₁ + R₂ LSL by 2)</p> <p>Here R₁ content is Unchanged</p> <p>EA = [R₁] + [R₂ LSL by 2]</p>	<p>LDR R_d, [R_n, R_m, Shift, Count]!</p> <p>LDR R₀, [R₁, R₂, LSL, # 02]!</p> <p>First R₁ ← R₁ + R₂ LSL by 2</p> <p>-then R₀ ← data from memory location pointed by R₁</p> <p>R₁ value is changes</p> <p>EA = [R₁] + [R₂ LSL by 2]</p>	<p>LDR R_d, [R_n], R_m Shift, Count</p> <p>LDR R₀, [R₁], R₂, LSL # 02</p> <p>First R₀ ← [R₁]</p> <p>then R₁ ← R₁ + R₂ Ls by 2</p> <p>Here also R₁ value is changes</p> <p>EA = [R₁]</p>

Contents :-

- Accessing I/O devices
- Interrupts
 - Interrupt hardware
 - Enabling and Disabling Interrupts
 - Handling Multiple Devices.
- Direct Memory Access
- Buses
 - ↳ Synchronous Bus
 - ↳ Asynchronous Bus
- Interface Circuits
- Standard I/O Interface
 - Peripheral Component InterConnect (PCI) Bus
 - Universal Serial Bus (USB)

* Accessing I/O Devices :- The basic feature of a Computer is its ability to Exchange data with Other devices. The bus Enables all the device Connected to it to Exchange information. A single bus structure is shown in below figure:




fig:- Single Bus Structure

The bus consists of 3 sets of lines

1. Address lines
2. Data lines
3. Control lines.

Each I/O device is assigned a unique set of addresses. When I/O devices and memory share the same address space, then it is called Memory mapped I/O.

I/O Interface for an input device :-




fig:- I/O Interface for an input device

In the I/O interface, we have 3 sections majorly, they are:

(1) Address decoder :- The address decoder enables the device to recognize its address when this address appears on the address lines.

(2) Data Registers & status Register :-

The data register holds the data being transferred to or from the processor. The status register contains the information relevant to the operation of the I/O device. Both data and status

register are connected to the data bus and assigned unique address. ②

Control Circuits :- The address decoder, data and status register and the control circuitry required to coordinate I/O transfer constitute the device's interface circuit.




fig :- Registers in keyboard & display Interfaces.

The four registers shown in above figure are used in data transfer operations.

Status Register contains two control flags S_{IN} and S_{OUT} which provide the status information for the keyboard and display respectively. The two flags $DIRQ$ (Display Interrupt Request) and $KIRQ$ (Keyboard Interrupt Request) are used for interrupts.

Data from keyboard are made available in $DATA_{IN}$ register and data sent to display are stored in $DATA_{OUT}$ register.

Program:-

	Move #line, R0	Initialize memory pointer
WAITK	Test BIT #0, STATUS	TEST SIN
	Branch = 0 WAITK	wait for character to be entered
	MOVE DATAIN, R1	Read character
WAITD	TEST BIT #1, STATUS	TEST SOUT
	Branch = 0 WAITD	wait for display to become ready.
	Move R1, DATAOUT	Send character to display
	move R1, (R0)+	Store character & advance pointer
	Compare #0D, R1	Check if Carriage Return
	Branch ≠ 0 WAITK	If not, get another character
	Move #10A, DATAOUT	otherwise send Line Feed.
	Call PROCESS	Call a subroutine to process the input line.

This program reads a line of characters from keyboard and stores it in a memory buffer starting at location LINE. Then it calls subroutine PROCESS to process input lines as the character is read it is echoed back to the display.

Each character is checked to see if it is the carriage return (CR) character. If it is a line feed character it is sent to move the cursor one line down on the display and subroutine "PROCESS" is called. Otherwise the program looks back to wait for another character from the keyboard.


Interrupts :-

An interrupt is a signal to the processor emitted by hardware (or) software indicating an event that needs immediate attention.

An interrupt will stop the continuous progress of an activity (or) process.

The bus control line, called interrupt request line is used for interrupts. The interrupt resembles the ~~the~~ subroutine calls.

Transfer of control through the use of interrupts :-



- When an interrupt occurs, processor first completes the execution of i^{th} instructions, then loads the PC with address of first instruction of ISR.
- Before going to execute program(2), processor saves the contents of Program Counter & Status Register, saves the Register contents; in stack.
- After that processor will execute ISR program i.e (program 2) after completion the processor come back to instruction $i+1$
- Now processor reloads the PC, all other Register contents back, start execution from instruction $i+1$.
- The Time taken for an interrupt request is received and the start of execution of the ISR, this delay is called as Interrupt Latency.

(i) Interrupt Hardware :-

The I/O device requests an interrupt by activating a busline called "Interrupt request".

A single interrupt request line may be used to serve n-devices. An equivalent circuit for an open drain bus used to implement a common interrupt request line is shown in below figure.




fig:- An equivalent circuit to implement Common Interrupt Request line.

All devices are connected to the line via switches to ground.

To request an interrupt, a device ~~stat~~ closes its associated switch. Thus if all interrupt request signals $INTR_1$ to $INTR_n$ are inactive, i.e., if all switches are open, voltage on interrupt request line will be equal to V_{dd} . This is the inactive state of the line.

Since the closing of one (or) more lines (switches) will cause the line voltage to drop to '0', the value of \overline{INTR} is logical OR of the requests from individual devices i.e.,

$$\overline{INTR} = INTR_1 + INTR_2 + \dots + INTR_n$$

\overline{INTR} signal is active, when it is in low voltage state.

(ii) Enabling and disabling Interrupts :-

(4)

The sequence of events involved in handling interrupt request from a single device are,

→ The device raises an interrupt request

→ Processor interrupts the program currently being executed.

→ Interrupts are disabled by changing the control bit in PS (Processor Status register).

→ ~~processor~~ The device is informed that its request has been recognized & in response, it deactivates the INTR signal.

→ The actions are enabled & execution of the interrupted program is resumed.

(iii) Handling Multiple Devices :-

Let us now consider the situation where a number of devices capable of initiating interrupts are connected to the processor. When an interrupt request is received it is necessary to identify the particular device that raised the request. If two devices raise the interrupt requests at the same time, it must be possible to break the tie and select one of the two requests for service.

The simplest way to identify interrupting device is to have the interrupt service routine poll all I/O devices in the system.

There are three methods to handle, they are

(a) Vectored Interrupts

(b) Interrupt Nesting (or) Priority Interrupt.

(c) Simultaneous Requests (or) Daisy chain priority

(a) Vectored Interrupts :-

A device requesting an interrupt may identify directly to the processor.

Then the processor can immediately start executing the corresponding ISR (Interrupt Service Routine), this interrupt handling scheme is called as Vectored Interrupts.

A commonly used scheme is to allocate permanently an area in the memory to hold the addresses of interrupt service routines. These addresses are referred as Interrupt Vectors, and they are said to constitute the Interrupt - Vector table.

(b) Priority Interrupt :-

When two or more interrupt requests are arrived simultaneously to processor, it has some means of deciding which requests to service first. This can be solved using the priority Interrupts.

A priority Interrupt is a system that establishes a priority over the various sources to determine which is to be serviced first, when two or more requests arrive simultaneously.

Here each interrupt request line is assigned a different priority level.

Interrupt requests received over these lines are sent to a priority arbitration circuit in the processor as shown in below figure.




Fig:- Interrupt priority using Individual Interrupt request & Acknowledgement lines

A request is accepted only if it has a higher priority level than that currently assigned to the processor.

ic, DAISY CHAIN PRIORITY :-

The daisy chaining method of establishing priority consists of a serial communication of all devices that request an interrupt.




fig:- DAISY CHAIN

The device with highest priority is placed in the first position followed by lower priority devices upto device with lowest priority which is placed in the last chain.

The Interrupt request line \overline{INTR} is common to all devices. The Interrupt Acknowledgement line $INTA$, is connected in daisy chain fashion, such that $INTA$ propagates serially through all devices.

When several devices raise interrupt request and \overline{INTR} is activated, the processor responds by setting the $INTA$ line to 1.

The signal is received by device 1 which passes on to device 2 only if it does not require any service.

If device 1 has pending requests for interrupt it blocks $INTA$ signal and proceeds to put its identifying code on the data lines.

Therefore in daisy chain the device which is electrically closer to processor has highest priority.




fig:- Arrangement of priority groups.

Here devices are organized in groups, and each group is connected at a different priority level. Within a group, devices are connected in a daisy chain. This organization is used in many computer systems.

* Direct Memory Access :-

A Special Control Unit provided to allow transfer of a block of data directly between an External device and the main Memory, without continuous intervention by the processor. This approach is called Direct Memory Access (or) DMA. DMA transfers are performed by a control unit or circuit called the "DMA Controller".

To transfer of a block of words, the processor sends,

- starting address
- Number of words in the block
- Direction of transfer.

When a block of data is transferred, the DMA controller increments the memory address for successive words, and number of words in the block is decremented. After DMA transfer is completed, the processor returns back to its

Program.




Fig:- Registers in DMA Interface

$R/\bar{w} \Rightarrow 1$, DMA Controller read data from memory to I/O device
 $R/\bar{w} = 0$, DMA Controller write operation
 Done Flag = 1, controller has completed transferring a block of data and is ready to receive another command.

$IE = 1$, it causes the controller to raise an interrupt after it has completed transferring block of data

$IRQ = 1$, it indicates that the controller has requested an interrupt.




Fig:- DMA Controller in a Computer System

- A DMA Controller connects a high speed network to the computer bus. Disk Controller, which controls two disks, → To start a DMA transfer of a block of data from main memory to one of the disks, a program writes the address and word count information into registers of corresponding channel of disk controller.
- When DMA transfer is completed, then status and control registers of DMA channel (i.e.), Done Flag bit = 1 and $IRQ = 1$ and $IE = 1$.
- Data transfer between memory and I/O devices using DMA can be done by accessing the system bus from process. So DMAC requesting access of system bus, and get system bus control from CPU. During DMA transfer CPU can perform only those operations which do not require system bus.
- Whenever control of system is given to DMAC then do not give it for a longer time to CPU.

Three types of modes of Transfer for DMA; they are (7)

1. Burst mode
2. Cycle Stealing
3. Interleaving DMA.

(1) Burst Mode :- In this mode Entire data (or) burst of blocks is transferred between I/O devices and memory, without interruption. This mode is called Burst mode. After data transfer, Bus Control is given back to CPU by DMA.

(2) Cycle Stealing :- One word is ready, CPU gives the control of System Bus to DMAC for 1 cycle in which it will transfer data to memory. During this time CPU keeps control of the buses. DMAC 'steal' memory cycles from CPU, hence interleaving technique is called as Cycle stealing.

(3) Interleaving DMA :- Whenever CPU does not require System Bus (doing internal work) then only control of buses will be given to DMAC.

* Bus Arbitration :-

The device that is allowed to initiate data transfer on the bus at given time is called the "Bus Master". Bus arbitration is the process by which next device to become the bus master is selected and bus mastership is transferred to it.

There are two types of bus arbitration. They are

(1) Centralized Bus Arbitration :- A single bus arbiter performs required arbitration.

(2) Distributed Bus Arbitration :- All devices participate in the selection of next bus master.

* Centralized Bus Arbitration :- In this processor is a single arbiter performs required arbitration, below fig shows




fig:- Centralized Bus Arbitration using a DAISYCHAIN

A DMA controller indicates that it needs to become bus master by activating bus request line \overline{BR} , when bus request is activated, Processor activates the Bus Grant Signal BG_1 to DMA controllers, they can use the bus when it becomes free. This Bus Grant BG signal is connected to all DMA controllers using a daisy chain arrangement. Thus if DMA Controller 1 is requesting the bus, it blocks the propagation of the grant signal to other devices. Otherwise it passes the grant downstream by asserting BG_2 as shown in above fig.

The current bus master indicates all devices that it is using the bus by activating the signal called bus busy line (\overline{BBSY}) signal.

* Distributed Arbitration :- In this All devices waiting to use the bus have equal responsibility in carrying out the arbitration process without a central arbiter, as shown in




fig:- A Distributed Bus Arbitration

Each device on the bus is assigned a 4 bit bus identification number. When one or more devices request the bus, they assert the Start Arbitration signal and place their four bit id numbers on the four lines $\overline{ARB0}$ - $\overline{ARB3}$

→ Let us assume Device A & B having ID numbers as 5 & 6 respectively are requesting to use of system bus.

'A' transmits 0101 (5) and 'B' transmits 0110 (6), connection perform logical 'OR' between them and resultant pattern is '0111'. Each device compares the arbitration lines with ID from MSB. If it detects any difference it disables driver at that position and for all lower order bits. In this device 'B' wins the contention.

Decentralization arbitration has advantage of offering higher reliability.

(9)

* Buses :- The wire which is used to connect computer components internally and transfer data between them, this is called as a "BUS".

The processor, main memory and I/O devices are interconnected by means of a BUS. It provides communication path for transfer of data.

A Bus protocol is the set of rules that govern the behaviour of various devices connected to the bus, as to when to place information on the bus, when to assert control signals, etc.

Bus lines may be grouped into three types: They are

(1) Data Bus (2) Address Bus (3) Control Bus

(1) Data Bus :- The Bus which carries data information is called Data Bus.

(2) Address Bus :- The Bus which carries Address information is called Address BUS

(3) Control Bus :- The Bus which carries control signals and whether it is a read or write operation is specified by Control BUS.

During the data transfer operation, one device plays the role of "Master", and another is "Slave".

Master (or) initiator :- Device which initiates data transfer by issuing read/write command on the bus.

Slave (or) Target :- The device addressed by master is called as slave or Target.

Timing information is indicated when the processor & I/O devices may place data (or) receive data from the Bus.

There are basically two types of BUS. They are

(1) Synchronous BUS

(2) Asynchronous BUS

* Synchronous Bus :-

In Synchronous Buses, the Steps of data transfer takes place at fixed clock cycles. → Everything is Synchronized to bus Clock. Bus clock is a square wave signal. The Clock signals are made available to both master and slave. A transfer may take multiple bus cycles depending on the speed Parameters of the bus and two ends of the transfer.




Fig:- Timing of an input transfer on a synchronous bus

The above diagram shows the timing of an input transfer of a Synchronous bus. The "Crossing points" indicates the time at which the patterns change.

A single line in an indeterminate / high impedance state is represented by an intermediate half way between the low to high signals levels.

→ In this case, the Command (or) control signal indicates an input operation (Read) and length of operation to be read.

When BUS Clock is applied at time ' t_0 ', then address and command lines places Address information and command on control lines.

Now all devices try to decode address and control signals and the corresponding device (slave) can respond at time t_1 . At time t_1 - Addressed Slave places the data on data lines as shown in timing diagram.

At the end of time t_2 , master "Strobes" data into its input buffer. STROBE means capture the value of the data at given instant time and store into buffer. Thus the time $t_0 - t_1 - t_2$ completely called as "one Bus cycle".

* Asynchronous BUS :-

In this data transfer on the bus is based on the use of "Handshake" between master & slave. The common clock is replaced by two timing control lines. They are :-

- (1) Master ready signal
- (2) Slave ready signal.




Fig:- Handshake Control of data transfer during an input operation

The handshake protocol proceed as follows:-

At $t_0 \rightarrow$ Master places address and Command information on the bus and all devices on bus begin to decode information

At $t_1 \rightarrow$ The master sets master Ready signal line to '1' to inform the I/O devices that the address and Command information is ready.

The signal asserted at t_1 instead of t_0 to allow "Bus skew". Bus skew occurs when two signals transmitted simultaneously reach the destination at different times. This may occur because different bus lines may have different speeds.

At $t_2 \rightarrow$ Addressed Slave places the data on the bus and asserts the "Slave ready signal". The period $t_2 - t_1$ depends on the distance between the master and slave and delay by slave's circuitry.

At $t_3 \rightarrow$ Slave ready signal arrives at the master, indicates input data are available on the bus. The master should wait for maximum bus skew plus the setup time of its input buffer and then strobes the data. It also deactivates the master ready signal to indicate that it has received the data.

At $t_4 \rightarrow$ Master removes the address and Command information from the bus.

$t_4 - t_3 \rightarrow$ Allows for bus skew. Once master-ready signal is set to '0', it should reach all the devices before the address and Command information is removed from bus.

At $t_5 \rightarrow$ Slave receives the transition of master ready signal from 1 to 0. It removes data and slave-ready signal from the bus.

A change of state in one signal by a change in other signal is called as "FULL Handshake". It has high flexibility and Reliability.

* Interface Circuits :-

An I/O interface consists of the circuitry required to connect an I/O device to a computer bus. On one side of the interface, we have the bus signals for address, data and control. On the other side we have a data path with its associated controls to transfer data between the interface and the I/O devices. So I/O device side of the interface is called as a PORT.

This port is classified as two types:

(1) Parallel port

(2) Serial port

Parallel port transfers data in the form of number of bits, normally 8 or 16 to or from the device.

Serial port transfers and receives data one bit at a time.

The conversion from parallel to serial port vice versa takes place inside the interface circuit.


→ Parallel port use a multiple pin connector between the device and the processor.

A cable with as many wires as the number of bits transferred simultaneously hence it is suitable for devices that are physically close to the computer.

A serial port uses a single pin connector between the device and the processor hence it is useful for devices that are at a longer distance.

* PARALLEL PORT :-

In parallel port all bits are transferred at a time. Here a keyboard (input device), is connected to a interface circuit which is connected to a 32 bit processor that uses a asynchronous bus protocol. Processor address I/O devices using memory mapped I/O.



Fig!- keyboard to processor connection

The above diagram shows a keyboard to processor connection.

When a key is pressed, a signal is produced and given to the Encoder & debouncing circuit, where Encoder circuit generates the ASCII code for corresponding character and if any bouncing are present, they can be eliminated by using debouncing circuit.

Then the data sent to Input Interface circuit, which contains a data register, **DATA IN**, and a status flag **SIN** so when data is placed in **DATA IN**, automatically **SIN** is set to 1.

As the processor is connected in asynchronous bus protocol so first processor place Address, then mode of operation control signal (Read) is placed and given to Master-ready signal is also active and given to Interface circuit.

As data is placed in DATA IN register, so it sends slave ready signal active, later data is placed on data lines and given to the processor. Thus handshake control is activated. so master-ready and slave-ready are the handshake control lines on the processor bus side.

* Serial port :-

In Serial port the data transmission is one bit at a time. The key feature of Interface Circuit for a Serial port is that it is capable of communicating in a bit-serial fashion on device side and bit-parallel fashion on bus side.

→ The conversion from parallel & serial formats can be achieved with shift registers as shown in below figure.




fig:- A Serial Interface

In the above block diagram of Serial Interface, input shift register accepts bit serial input from Input/output device.

→ when all 8 bits of data have been received, contents of this shift register are loaded into parallel into the DATAIN register and set SIN flag bit as '1'.

→ From where 8 bit data is placed on Data lines of D₀-D₇.

→ Similarly output data in the DATAOUT register is loaded into output shift register, from which the bits are shifted out and sent to the I/O device.

⇒ .

* STANDARD I/O Interfaces :-

Input/output device is connected to a computer using an interface circuit.

→ I/O devices fitted with an interface circuit suitable for one computer may not be usable with other computer.

→ So, a different interface may have to be designed for every combination of I/O device and computer, resulting in many different interfaces.

→ There are three widely used bus standards :-

(1) PCI (Peripheral Component Interconnect)

(2) SCSI (Small Computer System Interfaces)

(3) USB (Universal Serial Bus).

Two buses are interconnected by a circuit called Bridge.
→ PCI standard defines an expansion bus on the motherboard.

→ SCSI & USB are used for connecting additional devices, both inside & outside the computer box.

* PCI [Peripheral Component Interconnect] Bus :- (13)

PCI is introduced in 1992.

- PCI is developed as a low cost bus that is truly processor independent.
- It supports high speed disk, graphics and video devices
- PCI has plug and play capability for connecting I/O devices.

DATA TRANSFER:-

The data transfer involve a burst of data rather than just one word. PCI supports burst mode of operation. PCI supports read/write operation.

→ PCI has three address spaces. They are :

- memory address space
- I/O address space
- configuration address space.

I/O Address space is intended for use with processor.
Configuration Space is intended to give PCI, its plug and play capability.




fig:- Use of a PCI bus in a Computer system

The above figure shows PCI bus in computer system. The PCI bridge provides a separate physical connection to main memory. Bridge, which translates the signals and protocols of one bus into another.

- At any time, only one device will act as a bus master (or) initiator, always processor (or) DMA will act as initiator.
- Master maintains the address information on the bus until data transfer is completed.
- The addressed device that responds to read & write commands is called a target. So a complete transfer operation on the bus, involving an address and burst of data is called a "transaction".

* Data Transfer Signals on PCI Bus :

1. CLK :- PCI bus is a synchronous bus. The operating clock frequency is 33 MHz or 66 MHz.
2. FRAME # :- Sent by the initiator to indicate the duration of data transfer.
3. AD :- It is a 32-bit address and data bus. It can extend to 64 bit.
4. C/BE # :- 4 Command / Byte Enable signals (8 for a 64 bit bus).
5. IRDY#, TRDY# :- Initiator ready signal and Target ready signals.
6. DEVSEL # :- A response from device indicating that it has recognized its address and it is ready for a data transfer transaction.
7. IDSEL # :- Initialization Device select.

Timing diagram of a read operation on the PCI bus :-




fig:- A Read operation on the PCI bus

All signal transitions are triggered by the rising edge of the clock.

Clock cycle 1 :- processor asserts FRAME#, indicate beginning and address on AD lines and a Command on C/BE# lines.

clock cycle 2 :- processor disconnect (or) removes address from AD lines, and selected target enables on AD lines, and fetches data to place on bus and DEVSEL# asserts until end of transaction.

Clock cycle 3 :- IRDY# asserts signal, indicate it is ready to receive data.

TRDY# asserts signal, and sends word of data.

Clock cycles 4 to 6 :- The target sends three more words of data during clock cycles 4 to 6.

clock cycle 7 :- The Target disconnects its drivers and negates DEVSEL# at the beginning of clock cycle 7.

- * SCSI Bus : [Small Computer System Interface].
(American National Standards Institute), under the designation
- The SCSI bus defined by the ANSI (American National Standards Institute), under the designation
- A SCSI bus may have 8 data lines, in which case it is called a narrow bus and transfers data one byte at a time.
 - A wide SCSI bus has 16 data lines and transfers data 16 bits at a time.
 - The SCSI bus standard has undergone many revisions, and its data transfer capability has increased very rapidly, almost doubling every two years.
 - SCSI-2, SCSI-3 have been defined, and each has several options.
 - The different SCSI bus signals are :
 - DB (Data lines)
 - DB (P) [parity bit for data lines]
 - BSY - (Busy)
 - SEL (selection)
 - C/D (control / data)
 - MSG (message)
 - REQ (Request)
 - ACK (Acknowledge)
 - I/O (Input/output)
 - ATN (Attention)
 - RST (Reset)

* USB (Universal Serial Bus) :-

A simple, low cost mechanism to connect the devices to the computer is possible using USB.
USB supports ~~three~~ speeds of operation. They are

- (1) Low speed (1.5 mb/s)
- (2) Full speed (12 mb/s)
- (3) High speed (480 mb/s)

The USB has been designed to meet the key objectives. They are:

- (1) It provides a simple, low cost & easy to use interconnection structure that overcomes the difficulties due to limited number of I/O ports available on a computer.
- (2) It accommodates a wide range of data transfer characteristics for I/O devices including telephone & Internet connections.
- (3) Enhance user convenience through a "plug and play" mode of operation.

Device Characteristics :-

The devices that may be connected to a computer cover a wide range of functionality. The plug and play feature means that a new device can be connected at any time while the system is operating. The system should detect existence of new device automatically and any other facilities needed to service that device.

* USB Architecture :-

To accommodate a large number of devices that can be added or removed at any time, the USB has the tree structure shown in below figure. Each node of tree has a ~~cell~~ device called a hub. Hub acts as an intermediate control point between the host and the I/O devices.




fig (a) : Universal Serial Bus Tree Structure

A Root Hub connects the entire tree to the host computer. The leaves of the tree are I/O devices (ex:- Keyboard, Speaker, digital TV etc) which are called as functions in USB Terminology.

In normal operation, hub copies a message from host computer and sends to all I/O devices, but only the addressed device will respond to that message.

USB has a serial bus format which satisfies the low cost & flexibility requirements.

USB protocols :- All information transferred over the USB is organized in packets, where a packet consists of one (or) more bytes of information.

The information transferred on the USB can be divided into two broad categories. They are


- (1) Control packets
- (2) DATA packets

→ Control packets perform such tasks as addressing a device to initiate data transfer, acknowledging that data have been received correctly (d) indicating error.

→ Data packets carry information that is delivered to a device. A packet contains one or more fields with different kind of information.


The first field of any packet is called the packet Identifier PID, which identifies type of that packet.

USB packet FORMATS :-



(a) Packet Identifier Field.

In the above fig (a), four bits of information in this field, but they are transmitted twice. The first time they are sent with their true values, second time with each bit complemented as shown in fig (a). This enables the receiving device to verify the PID byte has been received correctly.



(b) Token packet, IN (or) OUT


The fig (b) shows token packet format. Control packets used for controlling data transfer operations are called token packets.

PID - packet Identifier (8 bit)

ADDR - Address of a device (7 bit)

ENDP - End point number within that device (4 bits)

CRC16 - Cyclic Redundancy Check (CRC) for Error checking (5 bits).



(c) DATA PACKET.

Above fig (c) shows data packets which carry input and output data.


* Isochronous Traffic on USB :- One of the key objective of USB is to support transfer of isochronous data such as sample voice in a simple manner.

→ Device that generate (or) receive information (data) require a time reference to control the sampling process.

→ To provide reference, USB is divided into frames of equal length. Frame is 1ms long for full & slow speed data.

→ The root hub generates a start of frame (SOF) control packet once every 1ms to mark the beginning of a new frame.

USB Frames :-



Frame Example :-



S = start of frame ; D = Data packet

T_n = Token packet, address = n.

* Electrical Characteristics :-

The cables used for USB connections

consists of four wires.

- Two are used to carry power, $\pm 5V$ and Ground
- The other two wires are used to carry data.

UNIT-4

MEMORY SYSTEM


* MEMORY :- A Computer memory is a storage device/place to store data (or) information.

Two types of memory. They are (1) Primary memory and (2) Secondary memory.

Primary memory :- It is also known as Main memory. The memory unit that communicate directly with the CPU are called as main memory (or) Primary memory.

Secondary memory :- It is also known as auxiliary memory. The memory unit which provides backup storage called as Secondary memory.

Classification of Memory :-



* Internal Organization of Memory Chips

Memory Cells are arranged in the form of an array, each cell is capable of storing one bit of data. One row is one memory word. All cells of a row are connected to a common line known as "wordline". Word line is connected to address decoder as shown in below figure. Data Input/output lines of the memory chip are connected to sense/write circuits.




Fig:- Organization of BIT CELLS in a memory chip

In the above diagram, memory chip consisting of 16 words of 8 bits each, so it is referred as 16x8 organization. Two control lines R/\bar{w} (Read/Write) and CS (chip select) line to the sense/write circuit. This circuit has 16 external connections for address, data & control lines (i.e., A_0-A_3 , b_0-b_7 , CS, R/\bar{w}) and power supply & ground.

Whenever a processor sends an address, on to address lines (A_0-A_3) then address decoder decodes the address, corresponding

word line will be selected, from there data is given to Sense/write circuit through ^{column} data lines on to data lines of (b₀-b₇) from where corresponding data (b₀-b₇) bits are collected.

Organization of 1K x 1 memory chip :-

When a large memory circuit is considered i.e. 1K x 1 means 1K (1024) memory cells & 1 bit out line. The below figure shows organization of 1K x 1 memory chip.




Fig :- Organization of a 1K x 1 memory chip

Here we use 10 Address lines, 1 data line, resulting 15 External connections. The 10 Address line is divided into two groups of 5 bits each to form the row & Column addresses for the Cell array. A row address selects a row of 32 cells of which are accessed in parallel.

A Column address, only one of these cells is connected to External data line by the output multiplexer and input demultiplexer. So only one bit is selected from demultiplexer and given as Output data.

* RAM [RANDOM ACCESS MEMORY] :-

RAM stands for Random Access memory. It is internal memory of CPU for storing data, program and results of program.

RAM is a read/write memory. RAM is also called as Main memory (or) primary memory. Data in RAM can be accessed randomly. RAM is a volatile memory means content are lost when power is turned off. RAM is of two types

- (1) SRAM
- (2) DRAM

SRAM [STATIC RANDOM ACCESS MEMORY] :-

The static RAM has a 6 transistor circuit in each cell, to store data and retains data until power is on.

As name indicates static means, it does not need to frequent recharging.

CPU does not wait to access data from SRAM during processing that is why it is faster than DRAM.

SRAM is normally used to build a fast memory known as "CACHE memory". SRAM is more expensive.

DRAM [DYNAMIC RANDOM ACCESS MEMORY] :-

DRAM is made up of capacitors and transistors. The below figure shows a single transistor dynamic memory cell.




fig:- A single Transistor dynamic memory cell

Above diagram consists of a Capacitor 'C' and a Transistor 'T' which is a single memory cell to store either '0' or '1' bit. Write and Read operation can be performed by DRAM.

Read Operation :- We have two lines, word line and bit line; connected to transistor.

When word line = 1, nmos transistor 'Gate' terminal is given high voltage, then it gets short circuit and capacitor starts discharging through bit line, a sense amplifier connected to bit line detects the voltage (Read) the data.

Write Operation :- When word line = 1, during write operation bit line = 5V or '1', then it gets short circuit and capacitor starts charging and it stores the data.

* Differences between SRAM and DRAM.

SRAM
It is complex
In this 6 Transistor requires to store data
In this there is no leakage of charge
Power consumption is high
Cost is high
It requires less time to access data
It is used as cache memory

DRAM
It is simple
It requires one transistor
In this there is charge leakage through capacitor
Power consumption is low
Cost is low
It requires more time to access data.
It is used as virtual memory

* ROM [Read Only Memory] :-

ROM is a non volatile memory i.e. permanent

The below figure shows the a ROM Cell




Fig :- A ROM CELL

ROM can do read/write operation. For write operation, to store logic value '0' in the cell, transistor is connected to ground at point 'P'; to store logic value '1' in the cell, transistor bit line is connected through a resistor to power supply.

Read Operation: To read state of cell, word line is activated ($WL=1$), then transistor switch is closed and voltage on bit line drops to zero, there is a connection between transistor and ground.

If there is no connection to ground, bit line remain at high voltage indicating logic '1'.

A sense amplifier at end of bit line reads the output value.

There are various types of ROM's are available. They are

- (1) PROM
- (2) EPROM
- (3) EEPROM
- (4) FLASH MEMORY

* PROM [Programmable Read Only Memory] :-

(4)

PROM first developed by Texas Instruments

PROM memory is a blank memory contains all 0's.
The user can insert 1's at the required locations by burning out the fuses at these locations using pulses.
So user can write data onto a PROM chip.
The data stored in it cannot be modified and therefore it is also known as one time programmable device.
PROM can store fixed programs and data because it is irreversible.

* EPROM :-

EPROM stands for Erasable Programmable ROM.
It is different from PROM, in this we can erase the program and rewrite another program in EPROM chip. It is flexible.
EPROM can erase the program by exposing the chip to Ultra Violet rays of some specific wavelength fall's onto chip's glass panel.
So fuses are reconstituted and thus new things can be written on the memory.
EPROM eliminates the problem faced by PROM.

* EEPROM :-

EEPROM stands for Electrically Erasable Programmable ROM. These are also Erasable like EPROM, but erasing is done by exposing the chip to electric current.
Thus it provides ease of erasing it even if the memory is positioned in the computer.
EEPROM is possible to erase the cell contents selectively.

Disadvantage:

Different voltages are needed for erasing, writing and reading the stored data.

* FLASH MEMORY :-

Its technology is similar to EEPROM.

In EEPROM, it is possible to read and write contents of a single cell, but in flash memory it is possible to read the contents of single cell, but only possible to write entire block of cells.

Flash memory have greater density, which leads to higher capacity and a lower cost per bit.

It requires a single power supply voltage and consumes less power in their operations.

Applications :- Hand held Computers, Cell phones, digital cameras and mp3 music players etc.,

Larger memory modules consists number of chips, to implement such modules, there are two types they are (1) FLASH CARDS and (2) FLASH DRIVERS.

(1) Flash Card :- It is a small storage devices, to store data on portable or remote computing devices. The card is simply plugged into a conveniently accessible slot. Its memory size are of 83264ms.

(2) Flash Drives :- The flash drives are designed to fully emulate the hard disk. It is a storage device. Larger flash memory module can be developed by replacing the hard disk drive. They have shorter seek and access time which results in faster response. The capacity of flash drive is less than < 1GB than hard disk (\rightarrow 1GB)

* Memory System Consideration :-

The RAM chip for a given application is selected depending on several factors like cost, speed, power dissipation, and size of the chip.

SRAM is used when very fast operation is required so it is used for cache memories.

DRAM's are best for main memories because less number of components are required.

To reduce the number of pins, the dynamic memory chips use multiplexed address inputs.

MEMORY CONTROLLER :-

DRAM's are used for multiplexing address inputs. The address is divided into two parts. The higher order bits which select a row in the cell array, are provided first and latched into memory chip under control of RAS (Row Address Select) signal.

The lower order bits, which select a column, are provided on the same address pins and latched using the CAS (Column Address Select) signal.




fig:- Use Of a Memory Controller

- Processor issues all bits of an address at the same time. The required multiplexing of address bits is usually performed by a "Memory Controller Circuit".
- It is placed in between the processor and the Dynamic memory as shown in figure.
- Controller accepts complete Address and R/ \bar{w} signal from processor under control of a 'Request' signal, which indicates memory access operation is needed.
- memory controller then forward Row and Column portions of address to the memory by \overline{RAS} and \overline{CAS} signals.
- It also sends R/ \bar{w} and \overline{CS} (chip select) which is active low signal is send to memory.
- Data lines are connected directly between the processor and the memory.

* Cache Memory :-

The cache is a small and very fast memory, interposed between processor and the main memory. Cache memory holds frequently requested data and instructions so that they are immediately available to CPU when needed. It reduces the average time to access data from the main memory.

The effectiveness of cache mechanism is based on a property of computer programs called "Locality of Reference".




Fig: Cache Memory.

In the above Cache memory figure, when a processor issues a Read request, contents of a block of memory which containing the location specified are transferred into the Cache.

- When the program references any of the locations in this block, desired contents are read from cache directly.
- Cache memory can store a desirable number of blocks at any given time, but this number is small compared to main memory.
- Block means a set of contiguous address locations of some size.
- When the cache is full and a memory word (data) that is not in cache and now we have store that word in cache, now we have remove and create space for new block, for doing this process we use replacement algorithms.

→ The data transfer between cache and main memory it is always done in terms of blocks. The data transfer between Cache and Processor is done in terms of words.

→ The performance of cache memory is measured in terms of a quantity called HIT RATIO.

→ When the CPU requests any word in cache, if it is available in cache it is called as "HIT"

→ If the word is not available in cache, then it is called as "Miss".

→ HIT RATIO is defined as number of hits to the total CPU references to memory.

$$\text{HIT RATIO} = \frac{\text{HIT}}{\text{HIT} + \text{MISS}}$$

When word is not found in cache, then it collect the data from main memory; then that process is called Mapping. Cache mapping means how contents of main memory are brought into cache.

There are different ways of mapping functions available. There are three types of mapping functions:




- ① Direct mapping
- ② Associative mapping
- ③ Set Associative mapping.

(1) Direct Mapping:

The simplest way to determine cache locations in which to store memory blocks is the direct mapping technique.

→ In this technique, block j of the main memory maps onto block j modulo 128 of the cache is shown in below fig.,

Main memory



Direct-mapped cache.

Thus whenever one of the main memory blocks 0, 128, 256... is loaded into the cache, it is stored in cache block 0.

Blocks 1, 129, 257... are stored in cache block 1 and so on

→ The memory address can be divided into three fields

The lower order 4 bits select one of 16 words in a block.

→ When a new block enters the cache, the 7 bit cache block field determines the cache position in which this block must be stored.

→ The high order 5 bits of the memory address of the block are stored in 5 tag bits associated with its location in the Cache.


→ The tag bits identify which of the 32 main memory blocks mapped into this cache position is currently resident in the Cache.

→ As Execution proceeds, the 7 bit cache block field of each address generated by the processor points to a particular block location in the cache.

→ The higher order 5 bits of the address are compared with the tag bits associated with that cache location. If they match, then the desired word in that block of cache

→ If there is no match, then the block containing the required word must first be read from the main memory and loaded into the Cache.

* Associative Mapping: The most flexible mapping method, in which a main memory block can be placed into any cache block position.



Associative-mapped cache.

In this case, 12 tag bits are required to identify a memory block when it is resident in the cache.

The tag bits of an address received from processor are compared to tag bits of each block of cache to see if desired block is present (or) not, this is called Associative mapping technique.

It can choose any mem location in cache to place memory block. when a new block is brought into the cache, it replaces an existing block only if cache is full.


The complexity of an associative cache is higher than that of a direct mapped cache, because of the need to search all 128 tag patterns to determine whether a given block is in the cache.

To avoid a long delay, tags must be searched in parallel this type of search is called Associative search.

* Set Associative Mapping :-

The combination of direct & .

associative mapping techniques are used. Blocks of the cache are grouped into sets, and the mapping allows a block of the main memory to reside in any block of a specific set. The below figure shows Set associative mapping technique.



In this case, memory blocks 0, 64, 128, ..., 4092 map into Cache Set 0, and they can occupy either of two block positions within this set.

→ Having 64 sets means that the 6 bit set field of the address determines which set of the cache might contain desired block. The tag field of address must then be associatively compared to tags of two blocks of the set to check if the desired block is present. This two way associative search is simple.

A cache that has k blocks per set is referred to as a k-way set associative mapping.

* Secondary Storage :-



The Large Storage requirements of most Computer Systems are economically realized in form of magnetic and optical disks, which are known as Secondary Storage devices.

Magnetic Hard disks :-

The storage medium in a magnetic disk system consists of one (or) more disk platters mounted on a common Spindle. A thin magnetic film is deposited on each platter, usually on both sides.

The assembly is placed in a drive that causes it to rotate at a constant speed.

The magnetized surfaces move in close proximity to read/write heads as shown in below fig..



Data are stored on concentric tracks, and read/write heads move radially to access different tracks.

Organization and Accessing of Data on a Disk :-

Each surface is divided into concentric tracks, and each track is divided into sectors. The set of corresponding tracks on all surfaces of a stack of disks forms a logical cylinder.

All tracks of a cylinder can be accessed without moving the read/write heads.

Data are accessed by specifying the surface number, the track number and the sector number.

Read and write operations always start at sector boundaries.

Data bits are stored serially on each track, each sector may contain 512 (or) more bytes.

The data are preceded by a sector header that contains identification (addressing) information used to find the desired sector on the selected track.

→ There is a small inter-sector gap that enables the disk control circuitry to distinguish easily between two consecutive sectors.

Access Time :-

There are two components involved in the time delay between receiving an address and the beginning of actual data transfer.

Seek Time :- Time required to move the read/write head to the proper track is called as seek time.

Rotational delay (or) Latency time :- The time taken to reach the addressed sector after the read/write head is positioned over the correct track.

Access Time :- The sum of these two (seek time + latency time) delays is called as disk access time.

Disk Controller :-

Operation of a disk drive is controlled by a disk controller circuit which also provides an interface between the disk drive and the rest of the computer system. The disk controller may be used to control more than one drive.

* Optical Disks :- Storage devices can also be implemented

Using optical means.


The familiar compact disk (CD) was first practical application of this technology used in audio systems in mid 1980's by Sony & Philips Companies.

CD Technology :-

The optical technology that is used for CD systems make use of the fact that laser light can be focused on a very small spot.

→ A laser beam is directed onto a spinning disk, with tiny indentations arranged to form a long spiral track on its surface.

→ The indentations reflect the focused beam towards a photo detector, which detects the stored binary patterns. Laser emits a coherent light beam that is sharply



(a) Cross-section

The bottom layer is made of transparent polycarbonate plastic, which serve as a clear glass base.

The surface of this plastic is programmed to store data by indenting it with pits. The unintended parts are called lands.

A thin layer of Aluminium (reflecting) material is placed on top of a programmed disk. Finally topmost layer is deposited and stamped with a 'Label'.

The total thickness of the disk is 1.2mm, almost all of it contributed by the polycarbonate plastic. When a laser beam scans across the disk and encounters a transition from a pit to land is shown in below fig.




fig. Transition from pit to land




fig. stored binary pattern

When the light reflects solely from the pit, (or) solely from the Land, detector will see the reflected beam as a bright spot. So at this point data stored as '0'. But when the beam moves through the edge where the pit changes to the Land and vice versa, i.e., pit-Land and Land-pit transitions the detector will not see a reflected beam and will detect a dark spot. So at this point data stored as '1'. as shown in above fig (c) stored binary pattern.

CD-Recordable:-

A new type of CD was developed in late 1990's on which data can be easily recorded by a computer user. It is known as CD-Recordable (CD-R).

- A shiny spiral track covered by an organic dye is implemented on a disk during the manufacturing process.
- Then a laser in a CD-R drive burns pits into the organic dye.
- The burned spots become opaque.
- They reflect less light than the shiny areas when the CD is being read.
- This process is irreversible, which means that the written data are stored permanently.
- Unused portions of a disk can be used to store additional data at a later time.

CD-Rewritable:-

The most flexible CD's are those that can be written multiple times by the user. They are known as CD-RW's (CD-Rewritables). The basic structure of CD-RW's is similar to the structure of CD-Rs.

- Instead of using an organic dye in the recording layer, an alloy of silver, indium, antimony and tellurium is used.
- This alloy has interesting and useful behaviour when it is heated and cooled.

DVD technology:-

The success of CD technology and the continuing quest for greater storage capability has led to the development of DVD (Digital Versatile Disk) technology.

- The first DVD standard was defined in 1996 by a consortium companies, with the objective of being able to store a full length movie on one side of a DVD disk.
- The physical size of a DVD disk is same as that of CD's. The disk is 1.2mm thick, and it is 120mm in diameter.
- Using these improvements leads to a DVD capacity of 4.7G bytes.
- Access time for DVD drives are similar to CD drives.
- Rewritable versions of DVD devices have also been developed, providing large storage capacities.

CD-ROM:-

The CD's used to store computer data are called CD-ROM's because like semiconductor ROM chips, their contents can only be read.

- Stored data are organized on CD-ROM tracks in the form of blocks called sectors.
- There are several different formats for a sector one format known as Mode 1, uses 2352-byte sectors.
- There is a 16 byte header that contains a synchronization field used to detect the beginning of the sector and addressing information used to identify the sector.
- This is followed by 2048 bytes of stored data

The basic speed known as 1X is 75 sectors per second.
This provides a data rate of 153,600 bytes/s (150K bytes/s)

Using the mode 1 format.

Higher speed CD-ROM drives are identified in relation to the basic speed.

①

UNIT-5
PROCESSING UNIT & MICRO PROGRAMMED
CONTROL

Syllabus:

Processing Unit

- Fundamental Concepts
- Register Transfers
- Performing an Arithmetic (or) Logic Operation
- Fetching a word from Memory
- Execution of a Complete Instruction
- Hardwired Control

Microprogrammed Control

- Micro Instructions
- Micro program Sequencing
- Wide branch Addressing
- Micro Instructions with next Address field.

* Fundamental Concepts:

To Execute a program, the processor fetches one instruction at a time and performs the operations specified.

Instructions are fetched from successive memory locations until a branch (or) Jump instructions is encountered.

→ The processor keeps track of the address of the memory locations containing the next instruction to be fetched using the program counter (PC).

→ Another key register in the processor is the Instruction Register (IR).

→ Suppose that each instruction comprises 4 bytes and that it is stored in one memory word.

To Execute an instruction, the processor has to perform the following three steps:

- (1) Fetch the contents of the memory location pointed to by the PC. They are loaded into the IR

$$IR \leftarrow [PC]$$

- (2) Assuming that the memory is byte addressable, increment the contents of the PC by 4

$$PC \leftarrow [PC] + 4$$

- (3) Carry out the actions specified by instruction in the IR.

Here first two steps represent fetch phase, third step represents execution phase.




fig: Single bus organization of datapath inside a processor.

The above diagram shows organization in which the Arithmetic and Logic Unit (ALU) and all registers are interconnected via a single common bus. ⁽²⁾

- Data may be loaded into MDR either from memory bus or from the internal processor bus.
- The input of MAR is connected to the internal bus and its output is connected to external bus.
- The multiplexer MUX selects either the output of register Y (or) a constant value of 4 to be provided as input 'A' of the ALU.
- Three registers Y, Z, and Temp are used by the processor for temporary storage during execution of some instructions.
- The registers, the ALU and the interconnecting bus are collectively referred to as the datapath.

* Register Transfers :-

Instruction execution involves a sequence of steps in which data are transferred from one register to another. For each register, two control signals are used to place the contents of that register on the bus or to load the data on the bus into the register; as shown in below fig.

The input and output of register R_i are connected to bus via switches controlled by the signals R_{in} and R_{out} .

When R_{in} is set to 1, the data on the bus are loaded into R_i register.

Similarly, when R_{out} is set to 1, contents of register R_i are placed on the bus.

While R_{out} is '0', bus can be used for transferring data from other registers.




fig:- Input output gating for the registers

Processor Clock :- All operations and data transfers within the processor take place within time periods is called as processor clock.

Multiphase Clocking :- The registers consist of edge-triggered flipflops, but when edge triggered flipflops are not used, two (or) more clock signals may be needed to guarantee proper transfer of data. This is known as multiphase clocking.


For Example :- To transfer the contents of register R_1 to register R_4 .

Step 1 :- Enable the output of register R_1 by setting R_{1out} to 1, this places the contents of R_1 on the processor bus.

- Enable the input of register R_4 by setting R_{4in} to 1, this loads data from the processor bus into register R_4 .

Performing an Arithmetic (or) Logic operation:-

- The ALU is a Combinational Circuit that has no internal storage.
- It performs Arithmetic and logic operations on the two operands applied to its A and B inputs.
- One of the operands is the Output of multiplexer (MUX) and other operand is obtained directly from the bus.
- The result produced by the ALU is stored temporarily in register 'Z'
- Therefore, a sequence of operations to add the contents of register R1 to those of register R2 and store the result in register R3 is,



* Fetching a word from Memory:-

To fetch a word of information from memory, the processor has to specify the address of memory locations where this information is stored and request a Read operation.

- This applies whether the information to be fetched represents an instruction in a program (or) an operand specified by an instruction.
- The process transfers the required address to the MAR whose output is connected to the address lines of the memory bus.

→ when the requested data are received from the memory they are stored in register MDR, from where they can be transferred to other registers in the processor.




Fig:- Connection and control signals for register MDR.

The above diagram shows connection and control signals for register MDR. It has 4 Control signals

They are: MDR_{in} and MDR_{out} control the connection to the internal bus

MDR_{inE} and MDR_{outE} control the connection to the External Bus.

The control signal called memory Function Completed (MFC) is used for this purpose.

Ex:- Read operation, consider instruction
MOVE (R1), R2

Actions needed to execute this instruction are,

1. $MAR \leftarrow [R1]$
2. Start a Read operation on the memory bus
3. Wait for the MFC response from the memory
4. Load MDR from memory bus
5. $R2 \leftarrow [MDR]$

Timing diagram of memory Read operation




fig:- Timing of a memory Read operation

The memory read operations requires three steps, the actions are as follows:

1. $R1_{out}$, MAR_{in} , Read
2. MDR_{inE} , $WMFC$
3. MDR_{out} , $R2_{in}$

where $WMFC$ (wait memory function controlled) is the control signal that causes processor's control circuitry to wait for arrival of MFC signal.

*. Execution of a Complete Instruction :-

To execute one instruction, the sequence of elementary operations are required. Let us consider an instruction

Add (R3), R1

above instruction adds the contents of a memory location pointed to by R3 to register R1. For executing this instruction requires the following actions :

- Fetch the instruction
- Fetch the first operand (the contents of the memory location pointed by R3)
- Perform the addition
- Load the result into R1.

Step	Actions
1.	PC_{out} , MAR_{in} , Read, Select 4, Add, Z_{in}
2.	Z_{out} , PC_{in} , Y_{in} , WMFC
3.	MDR_{out} , IR_{in}
4.	$R3_{out}$, MAR_{in} , Read
5.	$R1_{out}$, Y_{in} , WMFC
6.	MDR_{out} , Select Y, Add, Z_{in}
7.	Z_{out} , $R1_{in}$, End

→ In step 1, the instruction fetch operations is initiated by loading the contents of the PC into the MAR and sending a Read request to the memory.

→ The Select signal is set to Select 4, which causes multiplexer MUX to select the constant 4.

→ This value is added to the operand at input B, which is the contents of the PC, and the result is stored in register Z.

→ The updated Value is moved from register Z back into the PC during Step 2, while waiting for the memory to respond.

→ In Step 3, the word fetched from the memory is loaded into the IR.

→ From Step 1 to Step 3 represents Instruction fetch phase

→ In Step 4, the Contents of register R3 are transferred to the MAR and a memory read operation is initiated

→ In Step 5, the Contents of R1 are transferred to register 'Y' to prepare the addition operations.

→ when the

→ In Step 6 :- when the read operation is completed, the memory operand is available in register MDR, and the addition operations is performed.

→ In Step 7 :- The Sum is stored in register Z, then transferred to R1.

From Step 4 to Step 7 represents Execution phase

* HARDWIRED CONTROL :-

To Execute instructions, processors must have some means of generating the control signals needed in the proper sequence. There are two categories. They are

- (1) Hardwired Control
- (2) Microprogrammed Control.

The control unit organization is shown in below figure.




fig:- control unit organization

- Consider the sequence of control signals.
- Each step in this sequence is completed in one clock period.
- A counter may be used to keep track of the control steps as shown in above figure.
- Each state (or) count of this counter corresponds to one control step.
- The required control signals are determined by following information:
 - (1) Contents of the control step counter
 - (2) Contents of the instruction register.

- (3) Contents of the Condition Code flags.
- (4) External input signals, such as MFC and interrupt requests.

The below figure shows detail block diagram for hardwired Control Unit.




fig:- Separation of decoding and encoding functions.

The Encoder generates signal for single bus processor organization.

Instruction decoder:- It decodes the instruction loaded in the IR.

- If IR is an 8 bit register then instruction decoder generates (256 lines) 28 - one for each instruction.
- According to code in the IR, only one line amongst all output lines of decoder goes high (set to 1 and all other lines are set to 0).

step decoder:-

It provides a separate signal line for each step or time slot, in a control sequence.

Encoder:- It gets in the input from instruction decoder, step decoder, external inputs and condition codes. It uses all these inputs to generate the individual control

Signals.

After execution of each instruction and signal is generated this resets control step counter and make it ready for generation of control step for next instruction.

* MICROPROGRAMMED CONTROL :

The control signals are generated by a program similar to machine language programs is called as microprogrammed control.

- Inside the processor control signals can be generated using a control step counter and a decoder/encoder circuit.
- A control word (CW) is a word whose individual bits represent the various control signals.
- A sequence of CW's corresponding to the control sequence of a machine instruction constitutes the microroutine for that instruction, and the individual control words in this microroutine are referred to as microinstructions.
- The microroutine for all instructions in the instruction set of a computer are stored in a special memory called the control store.





Fig:- (a) Basic organization of a microprogrammed control unit

- To read the Control words sequentially from the Control Store, a microprogram Counter (μpc) ~~are~~ is used.
- Everytime a new instruction is loaded into the IR, register, the output of the block labeled "Starting address generator" is loaded into the μpc.
- The μpc is then automatically incremented by the clock, causing successive microinstructions to be read from the Control Store.
- Hence the Control signals are delivered to various parts of the processor in the correct sequence.
- For branch instructions, these microinstructions specify external inputs, conditional codes as shown in below figure.



fig(b) Organization of control unit to allow conditional branching in the microprogram.

The following actions will be taken place for microinstructions

Address	microinstruction
0	PC_{out} , MAR_{in} , Read, Select4, Add, Z_{in}
1	Z_{out} , PC_{in} , Y_{in} , WMFC
2	MDR_{out} , IR_{in}
3	Branch to Starting address of appropriate microroutine

25	If $N=0$, then branch to microinstruction '0'
26	Offset field of IR_{out} , SelectY, Add, Z_{in}
27	Z_{out} , PC_{in} , End.

The instruction Branch < 0 now be implemented by a microroutine such as shown in above actions.

After loading this instruction into IR, a branch microinstruction transfers control to the corresponding microroutine, which is assumed to start at location 25 in the control store. This address is the output of the starting address generator block as shown in figure (a).

The microinstruction at location 25 tests the 'N' bit of the condition codes, if this bit is equal to '0', a branch takes place to location '0' to fetch a new machine instruction.

Otherwise, the microinstruction at location 26 is executed to put the branch target address into register Z, microinstruction in location 27 loads this address into the PC.

→ To implementation of a Conditional branch, inputs to this block consists of external inputs and conditional codes as shown in figure (b)

* Micro instructions:

The Control word possess certain instruction usually referred to as Microinstructions.
Each microinstruction specifies the microoperations for the system.

There are two types of microinstruction formats. They are

- (i) Horizontal microinstruction format
- (ii) Vertical microinstruction format.

(i) Horizontal microinstruction format:-

Internal CPU Control Signals	Systembus Control Signals	Jump Conditions (Indirect bit, Zero overflow, Unconditional)	Micro Instruction Address
------------------------------	---------------------------	--	---------------------------

It supports long formats, Express (or) result to high degree of parallelism
→ low degree of encoding of control information.

(ii) Vertical microinstruction format:-

Function Codes	Function Codes	Jump Condition	MicroInstruction Address
----------------	----------------	----------------	--------------------------

→ Vertical microinstruction format supports less degree of parallelism in case of microoperations.
- Subsequently high encoding in case of control information
→ Relatively short formats.

* MicroInstruction for Add (Rsrc)+, Rdst :-

A microprogram is a set of microinstructions. Microinstructions are executed in the sequential order.

Let us consider a microinstruction for execute the instruction Add (Rsrc)+, Rdst

addition of source operand is accessed in the auto increment mode with destination operand and store result in destination register.

Where Rsrc and Rdst are general purpose registers in processor. The below table shows the complete micro routine for fetching and executing the instruction.

<u>Address (octal)</u>	<u>microInstruction</u>
000	PC _{out} , MAR _{in} , Read, Select 4, Add, Z _{in}
001	Z _{out} , PC _{in} , Y _{in} , WMFC
002	MDR _{out} , IR _{in}
003	μBranch { MPC ← 101 (from instruction decoder); MPC _{5,4} ← [IR _{10,9}]; MPC ₃ ← [IR ₁₀] · [IR ₉] · [IR ₈] }
121	Rsrc _{out} , MAR _{in} , Read, Select 4, Add, Z _{in}
122	Z _{out} , Rsrc _{in}
123	μBranch { MPC ← 170; MPC ₀ ← [IR ₈] }, WMFC
170	MDR _{out} , MAR _{in} , Read, WMFC
171	MDR _{out} , Y _{in}
172	Rdst _{out} , Select Y, Add, Z _{in}
173	Z _{out} , Rdst _{in} , End

* Wide Branch Addressing :-

Generating branch addresses means becomes more difficult as the number of branches increases. In such situations programmable logic Array can be used to generate the required branch addresses. This simple and inexpensive way of generating branch addresses is known as wide branch addressing.


Here the opcode of a machine instruction is translated into the starting address of the corresponding micro-routine (or) micro program.

→ It is possible to issue a wait for MFC (memory function controlled) command in branch microinstruction.

→ The WMFC signal means that the microinstruction may take several clock cycles to complete.

Ex:- Add (Rsrc) +, Rdst

Format of IR is depicted as:



* MICROINSTRUCTIONS WITH NEXT-ADDRESS FIELD :-

The purpose of branch microinstructions is to find the address of the next microinstruction to be fetched; that means, they do not perform any useful operation in the datapath, they are needed only to determine the address of the next instruction. Thus they reduce the operating speed of the processor.

→ So to overcome this problem, we provide special address field for branch addresses as shown in below figure.




Fig: Micro instruction Sequencing Organization

There is a special address field called "Next-address field" in each microinstruction in order to specify the address of the next microinstructions.

- As a result, each microinstructions generates the effect of a branch microinstruction and also performs its intended functions.
- So there is no need for a separate mpc to store the address of next instruction.

(10)

Difference between Hardwired Control and microprogrammed Control unit.

Microprogrammed Control unit

1. Its control functions are implemented in software
2. It has slower execution speed
3. It can easily accommodate changes such as new system specifications (or) new instruction redesign.
4. Its design process is systematic
5. It usually supports more than 100 instructions
6. Ability to support operating systems and diagnostics features are easy
7. chip area efficiency uses more area

Hardwired control unit

- (1) Its control functions are implemented in hardware.
- (2) It has faster execution speed.
- (3) It is not flexible towards any changes.
- (4) Its design process is complicated
- (5) It supports less than 100 instructions.
- (6) It is difficult to support O.S & diagnostics features.
- (7) It uses less area of chip.